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Preface 
This is the first of perhaps several development projects intended to push the envelope of switching 
technologies such as circuit breakers, silicon-controlled rectifiers, and integrated gate bipolar 
transistors for interconnection of distributed energy resources to the electrical grid.  It is hoped that 
this research promotes the development of new products and technologies that enable faster 
switching, greater reliability, and lower fault currents on our nation’s electrical grids, thereby 
providing fewer disruptions for our customers while expanding capabilities as an energy-intensive 
world becomes more energy efficient. 
 xi
Executive Summary 
Introduction 
In an effort to accelerate deployment of Distributed Energy Resources (DER) such as wind, solar, and 
conventional backup generators to our nation’s electrical grid, Northern Power Systems (NPS), the 
California Energy Commission (CEC), and the National Renewable Energy Laboratory (NREL) 
collaborated to create a prototype universal interconnect device called the DER Switch.   
Our objective is to consolidate the various power and switching functions (e.g., power switching, 
protective relaying, metering, and communications) traditionally provided by relays, hardware, and 
other components at the utility interface for modern DER systems into a single system with a digital 
signal processor (DSP).  The DER Switch is designed to meet IEEE 1547 and UL 1741 grid 
interconnection standards to minimize custom engineering and site-specific approval processes and 
lower cost.  To maximize applicability and functionality, it was also designed to be technology 
neutral (e.g., the controls in the DSP could be used with a circuit breaker (CB), as well as faster 
semiconductor switching technologies like silicon-controlled rectifier (SCR), integrated gate bipolar 
transistor (IGBT), and Integrated Gate Commutated Thyristor (IGCT) technologies) and applicable to 
DER assets with conventional generators or power converters.   
This report outlines the applications, design, and testing of the prototype DER Switch.  Lessons 
learned from testing this prototype can directly benefit future DER Switch prototypes, devices, and 
products.  Figure 1 shows how this DG system interconnection prototype fits in with the Components 
and Subsystems Platform research and with other areas of the CEC Public Interest Energy Research 
(PIER) program. 
 
Figure 1: CEC PIER DER integration roadmap  
(reference: DER Integration Research Program May 3−4, 2005 R&D Forum Summary) 
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Purpose 
The integration of DER units into the grid has many benefits for energy customers, suppliers, and 
society.  The percentage of energy contributed from DER sources is rising.  At lower power levels of 
up to 30 to 40 kilowatts, DER units incorporate the grid interconnection interface within itself.  At 
intermediate power levels above 100 kW, a standardized DER Utility Interface System that provides a 
flexible, universal interface for connecting single or multiple DER systems to the utility would 
provide added functionality, better energy management, and lower systems costs.  The following 
aggressive DER program goals were identified when this program was proposed: 
• Tested for compliance with applicable provisions of the IEEE 1547 standards 
• 30% or more reduction in equipment costs compared to current solutions 
• 50% or more reduction in project engineering costs compared to current solutions 
• Mean Time to Failure (MTTF) in excess of 80,000 hours 
• Mean Time to Repair (MTTR) less than two hours 
• Implementation and demonstration of effective anti-islanding methods for both conventional 
and power converter-based DER systems 
• Implementation and demonstration of effective resynchronization methods for both 
conventional and power converter-based DER systems 
• Fully functional and demonstrated energy management interface.   
Project Objective 
The primary objective of this research was to design, build, and test a working DER Switch prototype 
that meets as many of these goals as possible, given limited time and funding, as well as limited data 
on traditional solutions and the maturity of the traditional low-cost products that are on the market 
today.  The specific objectives of the prototype were to 1) integrate all of the controls and protection 
functions into a single system and DSP; 2) pass the relevant relay function, Institute of Electrical and 
Electronic Engineers (IEEE) 1547, power quality, and other tests at NPS and NREL; 3) minimize 
cost; 4) maximize reliability; and 5) ensure the prototype is compliant with an energy management 
interface.   
Key measures of success of this project are 1) the creation of a prototype DER Switch that integrates 
all of the controls and protection functions that are typically done by relays and other hardware; 2) the 
degree to which it meets its relay, IEEE 1547, and power quality and other performance goals; and 3) 
the prototype DER Switch’s cost.  The technology-neutral design goal is also an important measure of 
success that provides the same controls and protection safeguards into the DER Switch, but also 
allows for future tradeoffs between cost, switching speed, and fault protection.    
Results 
The DER Switch not only represents the creation of a working, low-cost ($10K) prototype that 
validates the concept of integrating all controls and protection functions typically done by relays and 
other hardware into a single system and DSP for low-cost CB-based technologies, but for all 
switching technologies, including semiconductor-based technologies such as IGBT, SCR, and IGCT 
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switches.  By designing for the most challenging semiconductor switch technology (IGBT, SCR), we 
were able design the system and software to be compatible with slower but significantly cheaper CBs.  
As a result, we were able to test the DER Switch’s critical controls and protection functions with a 
low-cost CB-based switch. 
Highlights of the test results from initial tests carried out at NPS and at NREL’s Distributed Energy 
Resource Test Facility (DERTF) near Boulder, Colorado, show promising results, substantially 
meeting the relevant IEEE 1547 standard, relay function, and power quality test requirements.  With 
some additional calibrations, minor software numerical precision improvement, and funding, we 
could certify the DER Switch. 
• Relay Function Tests:  detected, tripped for over- and undervoltage, over- and 
underfrequency, phase sequence, reverse power,  instantaneous and time overcurrent, and 
discrete event trip tests  
• IEEE 1547 Tests:  detected, tripped for over- and undervoltage, over- and underfrequency, 
synchronization, unintentional islanding, reconnection, and open phase tests  
• Power Quality Tests:  detected, tripped for three-phase, but did not meet timing requirements 
for one-phase CBEMA/ITIC power quality tests. 
Meeting the equipment cost reduction goal was the most challenging.  This is especially the case for 
semiconductor-based switches, where it can be justified only if grid power quality benefits are 
evaluated.  The CB-based DER switch had a similar equipment cost compared to current solutions.  
Further cost reductions at production levels may be possible.  The analysis at the design stage 
indicates that all the remaining project objectives can be met based on the DER Switch platform.  The 
prototype’s projected reliability is 29 years for the CB design, and the design is compatible with 
enterprise energy management systems like NPS’s SmartView software. 
We expect that the DER Switch can be certified to meet grid interconnection requirements with 
minimal calibration and control timing efforts.  The controller has been proven to meet the 
requirements for both CB- and semiconductor-based DER Switches.  Based on the successful tests, 
the DER Switch could be incorporated into a Microgrid power network at the NPS facility in 
Waitsfield, Vermont. 
Conclusion and Recommendations 
A prototype DER Switch that integrates all functions provided by relays and other hardware into a 
single energy management-compliant system with a DSP was created that substantially meets its 
IEEE 1547, resynchronization, and anti-islanding goals.  Costs were minimized and reliability was 
maximized.  Variations of the DER Switch are currently being used now in other CEC projects with 
DER systems.  Further studies to enhance its features and lower cost are suggested.  Our 
recommendations, described in this report, include further research to improve the accuracy of its 
algorithms under balanced and unbalanced conditions and to determine fault current direction at high 
speed.  Further study into the benefits of high-speed switching will be beneficial in optimizing faster 
semiconductor-based DER Switches and evaluating production costs.   
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Abstract 
Interconnection equipment between DER and the grid is typically custom designed by the distributed 
generator (DG) manufacturer or integrated by engineering firms with subcomponents such as relays, 
sensors, and switchgear.  The proposed DER Switch has integrated all the required equipment for the 
DER interconnection into a single package that is designed to be compliant with IEEE 1547 and UL 
1741 standards.  A 480-V, 200-A, CB-based DER Switch prototype with a DSP board was designed, 
built, and tested at NPS and NREL.  The objective was to create a standard, flexible universal 
interface switch for DER so that single or multiple DER systems like wind turbines or solar arrays 
can be connected to a utility.  The resulting interconnection switch design is DER technology neutral 
and can be used for inverter and machine DG applications.  Three switch designs were created, a CB, 
SCR and IGBT design; the CB design was selected to meet the program’s schedule and budget.  The 
CB-based DER Switch consequently meets the objectives of IEEE 1547.  The CB is the limiting 
factor for switching speed in the prototype DER Switch.  Faster switching speeds are possible with 
SCR or IGBT technologies, as the DSP board is responding within about a submillisecond time 
frame.  The DSP controller can trigger events within 130 microseconds.  High-speed events were 
detected and actuation commands sent to the CB within 4 to 9 milliseconds in tests.  Further tuning of 
the control algorithms can enable the overall DER switch to respond more closely to the DSP 
controller capability.  The accuracy of this prototype CB DER Switch was estimated at 5%, but 
greater accuracies are possible as this was a low-cost, rapid prototype design that can be improved on.  
The range of switching speed and flexibility of the DER Switch enables it to adapt to a wide range of 
DER requirements and applications. 
Keywords: Distributed generation, distributed energy resources, DG interconnection, islanding, 
synchronization, protective relaying, IEEE 1547. 
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1 Introduction 
Distributed Energy Resources (DER) is increasingly seen as a technology that can change the 
traditional method of electrical power delivery and provide multiple advantages to energy customers, 
energy suppliers, and society overall.  Numerous promising generation, storage, and load 
management technologies are under development or are entering early commercialization stages.  It is 
becoming increasingly apparent that new systems-level technology and functionality are necessary to 
unlock the full potential of the emerging DER technology and to ensure a broad acceptance of DER 
systems as key components in the overall energy delivery system.  Northern Power Systems (NPS), 
the California Energy Commission (CEC), the U.S.  Department of Energy (DOE), and the National 
Renewable Energy Laboratory (NREL) envision a power network based on many smart devices 
acting together to create a robust source of electric power.  An important aspect of the DER system is 
the interconnection to the rest of the electric power system.  The DER Switch is a critical component 
that will enable high-quality power to be provided in the most efficient manner. 
The DER-grid interconnection switch developed in the DER Switch program is intended to offer 
high-performance features.  The use of semiconductor switching technology along with the advanced 
control capability of the Digital Signal Processing (DSP) results in a high-speed switching capability.  
For cost-sensitive applications where the switching speed is less critical, the circuit breaker (CB)-
based switch offers a useful alternative. 
The prototype DER Switch is based on CB technology.  This document outlines the analysis, design, 
and testing of the DER Switch.  The operational tests concentrate on confirming the operation of the 
various control algorithms, including the prototype’s relay functions, Institute of Electrical and 
Electronic Engineers (IEEE) 1547 functions, and power quality functions.  Some of the tests were 
feasible to perform at NPS’s Waitsfield test facility; the remaining tests were performed at NREL’s 
DER Test Facility (DERTF) near Boulder, Colorado.   
1.1 Universal Grid Interconnect Concept 
DER systems are considered to be generally desirable because they can provide a wide range of 
benefits such as higher power quality for customers, reduced loading on utility lines, and improved 
system efficiency.  A range of the benefits and concerns is well documented in the literature [Peng].  
Some concerns about DER are related to safety, protection, and voltage regulation.  These concerns 
should be fully addressed before the DER is connected to the grid.  In addition, the standards for 
introducing DER into the nation’s electric power system (EPS) are just emerging.  Once these are 
fully developed, they will help ease these concerns.   
Considering DER interconnection as a unique exercise for each individual interconnection can lead to 
a long and costly process.   To streamline the interconnection process, various standards have been 
proposed so equipment that is compliant with these standards can be connected with a less costly and 
time-consuming review.  This is possible because, by following the standardized interconnection 
methods, the equipment is designed and pre-tested to meet all the safety and protection requirements.  
This will remove some of the barriers to the adoption of DER systems and allow DER systems to be 
considered for applications that previously were not feasible. 
The evaluation of grid interconnection standards has been driven primarily by the IEEE SCC21:  the 
Standards Coordinating Committee on Fuel Cells, Photovoltaics, Dispersed Generation, and Energy 
Storage [SCC21].  The goal of the “DER Switch” project is to take advantage of the IEEE 1547 
standard and the related draft standards to design a DER interconnection switch that meets these 
standards and can be commercially viable as a standalone device. 
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1.2 DER Switch Program Goals 
The objective of this subcontract is for the Subcontractor (NPS) to develop a DER interface system 
that provides a flexible, universal interface for connecting single or multiple DER systems to a utility.  
The DER interface system will combine the multiple control and power-switching functions needed 
to interconnect DER assets into one flexible system.  The system will be applicable to DER assets 
that use conventional generators and to those that use power converter interfaces.  Specific technical 
and economic goals for the interface system include: 
 Tested for compliance with applicable provisions of the IEEE 1547 standards 
 30% or more reduction in equipment costs compared to current solutions 
 50% or more reduction in project engineering costs compared to current solutions 
 Mean Time to Failure (MTTF) in excess of 80,000 hours 
 Mean Time to Repair (MTTR) less than two hours 
 Implementation and demonstration of effective anti-islanding methods for conventional and 
power converter-based DER systems 
 Implementation and demonstration of resynchronization methods for conventional and power 
converter-based DER systems 
 Fully functional and demonstrated energy enterprise management interface. 
The analysis of the DER applications leads to the design of the DER Switch, which has been targeted 
to meet the overall program goals.  The next section describes various DER applications in this 
context. 
 2
2 Project Approach 
This section describes the tasks and approaches to the DER Switch project and includes the following 
major sections: 
 DER system architecture 
 DER switch specification and design 
 Component selection. 
2.1 DER System Architecture 
In many DER applications the interconnection switch is integrated with the DER.  This can be 
effective in applications where a cost-effective DER package can be built and shipped to a customer 
for installation.  This is especially true for low-power single-phase applications.  However, some 
customers may need different combinations of DER equipment.  To broaden the range of DER 
options there can be advantages to decoupling the DG from the utility interconnection switch.  Two 
related questions need to be considered:  
 When does a separate DER Switch make sense?  Is there a range of voltage, current, and 
power levels where this makes economic sense? 
 Which applications require the DER Switch to be a separate entity from the DG?  Is such a 
switch desirable for specific DG system architectures? 
To address these issues, the DER architecture must be studied for applications such as photovoltaics 
(PV); wind; inverter-based dispatchable DER such as microturbines, sterling engines, or fuel cells; 
and traditional machine-based DER such as diesel and natural gas gensets.  A DER Switch becomes 
more applicable when a more flexible DG system is required, because it can take full advantage of the 
benefits that DER offers.  The question about DER Switch ratings will be addressed in the chapter on 
switch specifications. 
2.1.1 Photovoltaic DG Systems 
The cost of PV arrays is decreasing, so the number of grid-connected PV installations is increasing.  
This is unlike the common PV installations of the recent past that were typically used for remote 
power systems where grid connection was not available.  A grid-connected system typically consists 
of a PV array and an inverter with disconnect capability, as shown in Figure 2(a).  There is no 
additional benefit to adding a DER switch to such a system because the inverter and disconnect can 
fully function as the interconnection equipment.  However, if the system needs to provide power to 
the local loads in an intentional island situation, the inverter has to be replaced with a dual mode 
inverter, complete with a battery or other energy storage system.  A DER Switch would be necessary 
for grid interconnection in the case shown in Figure 2(b) and it is usually included in dual mode 
inverter systems.   
In some cases the grid-connected PV inverter may not or cannot be upgraded to a dual mode system.  
In this case, a separate inverter with intentional islanding capability and energy storage can be added 
to the PV inverter system (Figure 2(c)).  Such a system would require a DER Switch to connect or 
disconnect from the grid so the critical loads can provide power in a standalone configuration.  The 
speed of the DER Switch to disconnect from the grid and the capability to seamlessly transition to 
islanded operation would determine the power quality, as seen by the loads in the island. 
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Figure 2.  Architecture options for PV installations:  (a) grid-connected PV system, (b) 
PV system with dual mode inverter, (c) grid-connected PV inverter upgraded for 
intentional islanding capability. 
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2.1.2 Wind DG Systems 
Wind DG systems can be distinguished from the large wind turbine farms (which typically feed the 
utility transmission or the subtransmission system) based on their lower rating and interconnection 
point.  Wind DG systems usually consist of a single small turbine system that is connected to the 
distribution grid.  Such a system can consist of either a directly connected machine or a machine 
connected to the grid through an inverter.  Most installed systems use the direct machine 
interconnection topology [Smith] shown in Figure 3(a).  A DER Switch is not required in this case as 
the wind power is used only in grid-connected configurations.   
A wind-diesel hybrid configuration can be used for applications where power needs to be 
continuously provided in a standalone configuration.  When wind turbines in standalone systems 
produce excess power, the power is dissipated through the use of dump loads.   
By using an inverter-based interconnection with the grid, the need for dump loads in the wind-diesel 
system can be eliminated by sending the excess power to the grid.  Most wind-diesel hybrids today 
are not grid-connected systems.  However, if grid connection is a possibility, the DER Switch can be 
used to provide backup power to loads in wind-diesel system shown in Figure 3(b).  A configuration 
that is of more recent interest is the wind-hydrogen hybrid system shown in Figure 3(c).  The 
hydrogen can be used as a storage medium or as a source of hydrogen for other uses.  When the wind 
power is low, the hydrogen can be converted back to electricity.  The speed of the DER Switch in this 
application primarily affects the power quality in the standby electrical loads. 
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Figure 3.  Architecture for wind DG and hybrid wind systems 
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2.1.3 Dispatchable Inverter-Based DG Systems 
Several new technologies are available for dispatchable DG systems that require an inverter for power 
conversion.  These include: 
 Fuel cells 
 Microturbines 
 Sterling engines 
 Variable speed gensets. 
These DG systems are used in power only; combined heat and power; and combined cooling, heat, 
and power applications.  The power production portion can be operated as either a grid-connected or a 
standalone configuration.  A basic grid-connected DG system as shown in Figure 4(a) does not 
require an additional interconnection device under normal operation.  If, however, the system is to be 
operated as an intentional island, multiple architectures can be used.   
Some inverter-based DG systems are available from DG vendors with dual mode capability, as shown 
in Figure 4(b).  These systems have some internal energy storage capability that is used to obtain an 
acceptable response to step load changes.  They may have explicit external switchgear that is used to 
transfer between standalone and grid parallel operations.  When the external switchgear is present, the 
inverter typically needs to know the open/closed status of the switch instantaneously, which requires a 
high-speed control interface between the switch and inverter controller. 
Figure 4(c) shows a grid-connected DG system that has been upgraded to operate in standalone mode 
by adding an inverter with intentional islanding capability and a DER Switch.  This configuration, 
which uses two converters (and which is therefore more expensive) can be used to upgrade a grid 
parallel DG configuration to one that has intentional islanding capability.  .  However, a more flexible 
system configuration is achieved because the two inverters and the DER Switch can operate with 
some physical separation between them and without high-speed control interconnections.   
Replacing the dual mode DG inverter controls with a control system that can seamlessly operate in 
grid-connected and islanded modes of operation [CERTs] will further optimize this system.  Such a 
configuration can be extended to the case of multiple DG systems that operate together in a Microgrid 
power network.  This architecture, shown in Figure 4(d), leads to a simpler overall system design.  In 
case of the configurations that used the DER Switch, the interconnection protection functions such 
specified in IEEE 1547 should reside at the DER Switch to protect the power converter from 
unwanted trips in situations where intentional islanding is required.  The islanding or dual mode 
inverters should have adequate provision to facilitate this coordination. 
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Figure 4.  DG architecture with dispatchable sources:  (a) Grid parallel configuration 
(b) Dual mode inverter with grid parallel and stand alone capability and do not require 
additional DER Switch (c) Upgrade of grid parallel configuration to provide backup (d) 
Multiple DG configuration that requires additional DER switch. 
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2.1.4 Machine-Based DG Systems 
These are the most common form for DG and consist of backup gensets with transfer switches, as 
shown in Figure 5(a).  The DG unit can be used for backup power and, occasionally, to reduce peak 
demand on the utility grid.  The generator is typically off and needs to be started before the transfer 
switch can operate.  Hence, there is no benefit to making the transfer operation very fast.   
Figure 5(b) shows a DG configuration where the generator normally operates in parallel with the grid.  
The interconnection is achieved with traditional CBs.  In some large DG applications, the switches 
may consist of a generator paralleling CB and a grid paralleling CB.  Replacing a standard switch 
with a DER Switch as shown in Figure 5(c) for utility paralleling will be easier if the DER Switch can 
be certified to meet standardized grid interconnection requirements.  The ability of the DER Switch to 
operate in a standalone manner offers flexibility in the physical location of the switch and the 
generator.   
In the case of induction generator-based DG, the DER Switch can soft start the generator.  This can 
limit the surge current during startup.  Silicon-controlled rectifier (SCR)-based soft starters are 
already used for applications such as wind. 
Figure 5(d) shows a traditional synchronous machine DG that can operate as an intentional island.  In 
such an application, an explicit generator paralleling switch and a utility paralleling switch are 
required to feed the critical loads.  Figure 5(e) shows the same configuration where the utility 
paralleling switch is replaced by the DER Switch.  The benefit of the DER Switch in this case is the 
ability to rapidly disconnect from the grid when grid starts to experience poor power quality.  This 
can be used to reduce the time period when the load experiences an interruption. 
2.1.5 Fast Fault Disconnection Performance  
In creating the design of the distribution system, the designer forecasts the loads expected on the 
feeder and builds a buffer or safety factor into the initial design..  As the loading increases, the circuit 
interruption devices on the feeder operate closer to their rated values and gradually eliminate the 
buffer between the actual and rated load.  Introducing DG can offset some of the loading on the 
distribution feeder.  However, heavily loaded feeders may not be able to handle the additional fault 
current contribution from machine DG resources.  In this case, additional fault current limiting 
equipment needs to be in place to connect any DG into the feeder.  An advantage of changing to a 
DER Switch as in Figure 5(c) is that it can operate rapidly.  The capability of the semiconductor-
based switches can be used to limit peak fault current and decouple the effect of large generator X/R 
ratios.  In distribution systems where the fault current contribution is a concern, the DER Switch can 
provide a zero fault current contribution interconnection.  The advanced signal processing capability 
of the DER Switch controller can be used to rapidly determine power flow magnitude and direction.  
This capability can be used to coordinate with high-speed utility equipment.  The fast fault 
disconnection capability of the semiconductor DER Switch reduces the fault contribution of the DG 
to almost zero and eliminates the concern of adding DER assets to overloaded feeder networks.   
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Figure 5.  Interconnection architecture with synchronous machine generators:  (a) 
Gensets with transfer switches (b) Traditional grid interconnection configuration (c) 
Grid interconnection configuration using DER Switch (d) Traditional grid 
interconnection configuration with islanding capability (e) Grid interconnection 
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2.1.6 High-Speed Power Quality Performance 
The unique capabilities of the DER Switch to address concerns of DER interconnection from the 
utility's point of view is discussed above.  This switch can also provide additional service to the load 
from the point of view of power quality.  Loads have been supplied from uninterrupted power supply 
(UPS) systems in situations that require high power quality.  DG and backup generation are typically 
considered to be slow sources of energy that can come online while the UPS provides the short term-
time critical-power backup in a configuration shown in Figure 6(a).  A configuration for providing 
power to critical loads in conjunction with DER with energy storage is shown in Figure 6(b). 
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Figure 6.  Power system configurations to feed loads with high power quality 
requirements:  (a) Traditional UPS configuration (b) Configuration based on DER 
Switch. 
Traditional CBs with relay packages to monitor power quality used in this type of configuration 
cannot meet the requirements of standards like the Computer and Information Technology 
Industry Council-Computer and Business Equipment Manufacturers’ Association (ITIC-CBEMA) 
curve or SEMIF47.  The switch controller should be able to detect the power quality disturbance and 
react to it by opening the switch on a subcycle basis.  The high-speed capability of the DER Switch 
lends itself to be compatible with these requirements.  Hence, the DER Switch can replace the 
functionality provided by the UPS and its associated switchgear.  The power flow in the DER Switch 
in this case is the difference between the loads and the DG system.  Thus, the DER Switch 
configuration offers lower overall system cost, improved grid power quality, and lower system-wide 
energy loss. 
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 2.1.7 Microgrid Power Networks 
As DG systems become more common, there will be increasing use of Microgrid power networks to 
take better advantage of their capabilities.  A possible architecture for a Microgrid is shown in Figure 
7.  The power network within the Microgrid can range from the conventional radial distribution to 
more a complex distribution network.  The DER Switch would be an appropriate choice for the utility 
interconnect device between such a network and the utility grid.  Because the power quality within 
the Microgrid is a function of the speed of the DER Switch, the DER Switch can help accelerate the 
acceptance of Microgrids.  The islanding inverters and machines in the Microgrid should be able to 
coordinate the interconnection protection functions with the DER Switch.  For example, an IEEE 
1547 frequency event should cause the DER Switch to open rather than cause the individual DER 
devices to shut down.  Similarly, an under- or overvoltage event should open the DER Switch before 
the individual DER devices are opened.  Additional study is needed to ensure that the Microgrid’s 
components can operate safely as an intentional island to ensure all individual DER devices are 
coordinated to prevent conflicts.   A class of pre-selected DER Switch “plug and play” compatible 
devices could be created in the future to eliminate the need for extensive design studies for 
compatible devices.  However, the operation of the overall Microgrid and its individual devices is 
beyond the scope of this report. 
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Figure 7.  DER switch architecture to connect a Microgrid power network to the grid 
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2.1.8 Conclusions 
Switch configurations currently offer basic solutions for DER interconnections.  A DER Switch 
design better addresses some of the issues and concerns for the interconnection, especially for 
intentional islanding.  In addition, a DER Switch can be used to improve the services provided by the 
DER in terms of load power quality and reduction in fault current contributions by using a 
semiconductor-based DER Switch.  These improvements are provided through the combination of the 
DER Switch’s advanced controller and higher switching speeds.  In general, the DER Switch lends 
itself to more advanced power network architectures. 
2.2 DER Switch Specification and Design 
A DER interconnection with the grid that meets the application requirements described in the 
previous chapter requires a flexible hardware concept.  A traditional implementation of such a 
concept will involve switch hardware, voltage and current sensing devices, protective relays, a 
controller with diagnostic and monitoring functions, a communications processor, power supplies, 
and other components.  A DER Switch aggregates the control functions in a DSP.  The hardware 
flexibility is retained in the DER Switch with the additional capability of replacing a CB with solid-
state switches.  In the case of a solid-state switch, additional breakers are used to obtain high fault 
interrupt rating under any internal faults and to meet Basic Insulation Level (BIL) targets when 
disconnected.  A bypass CB is also included as a backup for system maintenance.  The differences 
between the varieties of DER Switch are based on the speed with which it can respond.  The three 
types of DER Switches that have been investigated are: 
1. CB-based DER Switch.  This device can respond in the 20 ms to 100 ms time range.  It is the 
predominant variety of utility interconnection device being installed to date.  The one-line 
schematic that outlines the details of such a utility interconnect is shown in Figure 8(a). 
2. SCR-based DER Switch.  Figure 8(b) shows a version of this type of switch that can respond 
in one-half cycle (8 ms) to one cycle (17 ms) in 60-Hz grids.  A few manufacturers offer the 
SCR-based utility interconnection switches.  Some SCR switches in transfer switch 
configuration can transfer within one-fourth of a cycle.  The SCR-based DER Switch is closer 
to fully meeting the CBEMA/ITIC requirements [CBEMA]. 
3. Integrated gate bipolar Transistor (IGBT)-based DER Switch.  This type of DER Switch can 
respond with an operation time in the 100 µs time range.  Also, the IGBTs can clamp the 
instantaneous currents and to turn off in a very short timeframe.  A version of the IGBT-
based DER Switch is shown in Figure 8(c).  We do not know of any IGBT-based DER switch 
manufacturers at this time.  Higher interconnection voltage levels can be achieved by using 
gate turn-off thyristors or integrated gate commutated thyristors (IGCTs) in place of the 
IGBTs. 
The ability of the DER Switch platform to provide a range of interconnection speeds offers the 
flexibility to match the application requirements.  The CB-based DER Switch design was selected for 
the prototype because it was the simplest and lowest cost technology that could test all relay, IEEE 
1547, and power quality functions.  In the more complicated semiconductor (IGBT, SCR) designs, 
input and output CBs are required as backup protection in case the semiconductor switch fails to 
allow the DER Switch to still be able to disconnect DG from the grid.  See Section 2.2.2 for more 
details. 
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2.2.1 DER Switch Specification 
The proposed DER Switch is physically independent from the DER and hence is DER technology 
neutral.  All decisions for control and protection are based on local information; use of overall power 
system information is only for enterprise energy management as indicated in the power network block 
diagram in Figure 9.  The DER Switch is considered appropriate for a power system that can 
intentionally island.  Adequate compatibility is expected in terms of ratings of the loads, DER 
devices, and the DER Switch that are connected to the electrical network.  This specification section 
is universal for the various pieces of interconnection equipment.  The switching technologies under 
consideration are based on: 
 CBs  
 SCR-based static switches 
 IGBT/IGCT-based static switches. 
For prototype purposes, only a CB-based DER Switch will be constructed.  This will be a low-cost 
prototype where all the control algorithm performance can be evaluated.  The control is compatible 
with that for the SCR or IGBT based switches.  Consequently, the CB-based DER Switch can verify 
all DER Switch control algorithms.  This specification covers the configuration of the DER Switch 
that connects an area EPS to a single DER or to a Microgrid power network as shown in Figure 9. 
PCC SG PD L
M&D
PR
M&D
PC
LC
GEPM
M&D
PC
LC
GEPM
L
WEB
Area Electric
Power System
Flexible DER Interface System
Power Network Aware
DER Asset
MTR Meter
PCC Point of common coupling
SG Switch gear (Power module)
PD Power distribution (Power module)
PR Protective relaying (Control module)
M&D Monitoring & dispatch (Comm. module)
PM Prime mover
GE DER Generator
PC Power converter
LC Local DER device control
L Loads
MTR
 
Figure 9.  DER power network block diagram indicating the target role of the DER 
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The DER Switch can also accept and provide switching commands.  Hence more generalized 
configurations, such as a transfer switch, can be created out of a DER Switch.  The DER Switch 
design does not incorporate DG protection.  This keeps the switch fully independent of the DER 
technology.  The DER Switch will be suitable for three-phase, three-wire (ABC) + ground, or four-
wire (ABCN) + ground circuits.  The DG connected in the DER power network can be single phase 
or three phase. 
2.2.1.1 Ratings 
The voltage and current ratings targeted for the DER Switch are based on past NPS DG project 
experience.  In addition, limited projections were made on possible future connections in the medium 
voltage range.  For low voltage applications a 480-V and 600-V version of the DER Switch is 
developed in a range of current levels.  A 4160-V version of the DER Switch will be considered only 
in special cases.  This information is displayed in Table 1.   
Table 1.  Target voltage and current ranges for DER Switch designs 
480 V 
600 V 
Voltage Levels 
4160 V 
200 A 
600 A 
1200 A 
Current Levels 
3000 A 
2.2.1.2 Voltage Insulation and Surge Voltage Rating  
The basic insulation capability of the DER Switch will be considered as 220% of voltage rating plus 
1000 V (IEEE 1547 Section 4.1.8.3).  The high-pot testing of the switch is performed in accordance 
with this requirement. 
The DER Switch design is compatible with class B or C equipment for distribution surge protection.  
The selected surge arrestors meet requirements of the following two standards: 
1. IEEE Std C62.41.2-2002 – IEEE Recommended Practice on Characterization of Surges in 
Low-Voltage (1000V and Less) AC Power Circuits. 
2. IEEE Std C37.90.1-2002 – IEEE Standard for Surge Withstand Capability (SWC) Tests for 
Relays and Relay System Associated with Electric Power Apparatus. 
Maximum surge current for the surge arrestor is, single pulse, 8/20 µs: 200 kA, and single pulse, 
10/350 µs:  10 kA.  In addition, resistance to arc fault at the switch is used in design considerations. 
2.2.1.3 Fault Current Rating 
The fault current seen at the DER Switch depends on the short circuit ratings of the local EPS.  The 
fault current interrupt rating will be in a range from 18 kA to 85 kA (at 600 V) for the CB- and 
semiconductor-based DER Switch designs.  The surge operating current rating for the semiconductor 
device is limited to twice nominal current for 10 s. 
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2.2.1.4 Frequency 
The nominal frequency considered is 60 Hz.  The system hardware design is consistent for use with 
50-Hz and 60-Hz grids.   
2.2.1.5 Switching Speed 
The range of switching speeds considered will depend on the type of DER Switch technology.  
Switching speed is defined as the clearing time for a disturbance that can affect loads based on the 
CBEMA/ITIC power quality definitions [CBEMA].  The semiconductor-based DER Switch will have 
the capability to respond in 4.2 ms.  This is more than four times faster than the CBEMA/ITIC or 
SEMIF47 requirements.  The CB-based DER Switches will be within a 20−100 ms range for trip 
speed. 
2.2.1.6 EMI 
Compliance with EMI – IEEE Standard C37.90.2 is at the overall DER Switch package level.  The 
enclosure and filters should be able to withstand electrical fields of 35 V/m at a range of 15 cm from 
the exposed surface of the enclosure in the radio frequency range (25–1000 MHz).  The DER Switch 
and the DER Switch controls will not change states when subjected to such fields. 
2.2.1.7 Environment 
The design will target −20oC to 50oC operational temperature range and a −40oC to 70oC storage 
temperature range.  Cooling will be natural or forced air-cooling.  The air for cooling will be filtered 
when necessary.  A fully sealed system is used for the naturally cooled switches.  Elevation is 1000 m 
above sea level.  Derating will be required above this elevation. 
2.2.1.8 Enclosure Rating and Electrical Connections 
Minimum NEMA 3R (indoor/outdoor) rated enclosure is used.  The power connections are: 
 Three-phase grid side connections  
 Three-phase load side distribution panel connections 
 Three-phase DG connections 
 Neutral – option for neutral feed through for four wire systems 
 Ground – Solid grounding of enclosure.  Feedthrough of ground wire to load/DER.   
Construction standards within the enclosure are consistent with guidelines from UL 1741 and UL 
508A. 
2.2.1.9 Life Expectancy  
Target life expectancy of the unit is 10 years or longer.  With CB-based DER switches significantly 
longer life expectancies are possible.  Subcomponents may require replacement or overhaul after a 
fixed number of operations.  Yearly inspections are expected for the components. 
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2.2.1.10 Measurements  
Current transformers (CTs) will meet relay and metering grade standards so that they have high 
accuracy and do not saturate when exposed to large fault currents.  The CTs will have a 5A nominal 
secondary rating. 
Potential transformers (PTs) selection will require a 120-V nominal secondary rating. 
Current sensors for semiconductor based DER Switches will use sensors with greater than 10 kHz 
bandwidth. 
2.2.2 DER Switch Control Requirements 
The control of the DER Switch is designed to be switch technology neutral.  In addition, the same 
control system can be used for a DER Switch that implements the actual switch function with a CB, 
thyristor (SCR), or IGBT based switch technology.  For the purposes of the prototype, the CB-based 
switch technology has been selected. 
The high-speed capability of the IGBT switch and DSP allows clearing times in the range of fractions 
of a millisecond.  This allows the capability of zero fault current contribution to the grid and the 
possibility of operation with network protectors that need zero reverse power flow.  When the DER 
Switch is used in combination with DER assets that can seamlessly pick up loads in cases of grid 
disconnection, high power quality is available to the load.  For less demanding applications, the same 
prototype design with CB switches can be used.   
The control functions are based on the raw analog and digital inputs to the DSP.  A small amount of 
filtering is provided for EMI and noise rejection.  Additional control inputs are possible through the 
Human Machine Interface (HMI).  Control functions evaluate these inputs to achieve interconnection 
protection, to meet the IEEE 1547 standard requirements, and to evaluate ambient power quality.  DG 
protection is left to the DG controls and is not included in the DER Switch.  The DSP controller 
provides on-off commands for semiconductor switches and control of the CBs within the DER 
Switch.  Additional spare analog and digital outputs can be used for overall power system integration.  
The evaluated values of the control algorithms are available through the HMI for energy management 
functions. 
2.2.2.1 DER Switch State Machine 
The state machine controls the operation of the DER Switch.  The primary operating states of the 
DER Switch are to connect the grid and DER or to stay disconnected.  A number of the other control 
states are used for the startup sequence, faults, and bypass operations.  Figure 10 shows the state 
diagram for the DER Switch controller, which is used for the various DER Switch options (CB, SCR 
and IGBT).  Modes of operation of the DER Switch can be selected to obtain different behavioral 
characteristics within the operating states.  The behavior of the DER Switch when operating in the 
controller states is described below. 
Off State:  The DER Switch following power-up and reset of the controls is considered to be the Off 
state.  The DSP controller conditions for the Off state are:  no faults are latched, all alarms are 
enabled, snaplog is enabled, all semiconductors are disabled, and all discrete outputs are off.  Mode 
settings can be changed only in this state.  Any CB that stays closed in this state triggers a fault.  A 
startup sequence can be initiated from this mode.  The unit can transition to the Manual Bypass state 
if the Manual mode is set. 
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Figure 10.  State diagram for the DER Switch 
Manual Bypass State: The condition for this state is similar to the Off state except that the Bypass 
CB can be closed.  A fault is triggered if the Input and Output CBs (Figure 11) are closed in this state.  
There is no event-related change of state in this mode.   
Test State: A start command in the Off state initiates the transition to the Test state.  The motorized 
input and output CBs should be ready to close (closing is done in the Precharge state).  The grid and 
DER side voltages are monitored to see if they are in the nominal range and PLL lock occurs on at 
least one side.  If voltage is absent from both sides, the unit goes to fault; otherwise, the unit goes to 
the Precharge state. 
Precharge State: The clamp capacitor is charged up to the peak AC line to line voltage in this state.  
The precharge contactor is closed.  The input and output circuit breakers are closed if the clamp 
voltage is above a minimum level.  The precharge contactor is opened after this.  A fault is generated 
if the clamp voltage is too low or if the input and output circuit breakers fail to close. 
Disconnect State:  In the Disconnect state, the DER Switch checks to see if DER is present in the 
system.  The DER status is obtained with a bit that is set high when DER is present or low when DER 
is absent.  If it is present and the synchronization functions evaluate to True, the DER Switch 
transitions to the Connect state.  If no DER is present, the controller checks to see if the DER side 
represents dead bus (27R) and the DER Switch transitions to the AutoBypass state. 
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Figure 11.  One-line schematic of the DER Switch showing sensor locations 
If there is a request to shut down the DER without de-energizing the loads (bit set through the 
supervisory control system while in Disconnect state), the synchronization functions are evaluated.  
When the synchronization functions are true, the DER Switch transitions to the AutoBypass state.  
This feature should be used only if there is an external supervisory controller for the DG-DER switch 
system, which will ensure that the DG status is off within a short duration after reaching the 
AutoBypass state. 
Connect State:  In the Connect state, the DER Switch checks for power quality, anti-islanding, other 
IEEE1547 functions, and fault events.  If any of these events are true, the DER Switch transitions to 
the Disconnect state.  If the DER is shut off (DER status is absent), the DER switch transitions to the 
AutoBypass state. 
AutoBypass State:  In the AutoBypass state the DER Switch checks to see if the DER is reconnected 
to the system.  The DER Switch operates like a regular CB in this state and does not open in case of 
power quality problems.  If the DER status indicates that it is going to be reconnected, the DER 
Switch transitions to the Connect state.  The DER status will probably be updated before the 
reconnection by the Supervisory control system.  If the supervisory control is not in place, the 
AutoBypass state is not used. 
If the DER Switch entered the AutoBypass state because of a Request for DER shutdown, the control 
system should ensure that this request does not persist for a long time.  The controller should time out 
this request and indicate a warning in case the request continues to persist. 
Fault State:  If there are faults, the DER Switch can shut down rapidly into a safe state.  In this state, 
all CBs are open and the phase IGBTs are off.  The clamp IGBT’s operation is independent of 
whether the DER Switch is in the Fault state.  The DER switch enters on initial power-up in this state.  
The semiconductor-based (IGBT or SCR) designs have extra input and output CBs to provide backup 
protection in case the semiconductor-based switch fails.   
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2.2.2.2 DER Switch Operating Modes 
The following operating modes are provided within the DER Switch state machine: 
Auto/Manual Mode:  The mode can be set only remotely using the HMI.  The change of mode can 
only be made only in the Off state. 
Local/Remote Mode:  The mode can be set remotely with the HMI.  The setting of the mode to local 
will disable all other commands from the HMI except stop or Local/Remote mode change.  The 
Remote mode will disable Start or Reset commands from the DER Switch Local interface.  Stop 
command can be given locally or remotely in all situations. 
High-Speed Power Quality Mode:  The mode can be set remotely with the HMI when the DER 
Switch is in the Off state.  The setting of this mode to False will disable the high-speed CBEMA/ITIC 
evaluation, high speed anti-islanding, and instantaneous overcurrent functions. 
Positive/Absolute Synchronization Mode:  Absolute synchronization looks at the absolute values of 
the phase, frequency, and voltage magnitude errors.  Positive synchronization mode allows the switch 
to close only when these errors are positive. 
Test Mode:  This mode can be set remotely with the HMI.  The change of mode can be made only in 
the Off state.  In this mode, the DER Switch operates normally except that the physical switches are 
always off. 
2.2.2.3 Analog and Digital I/O 
The internal current sensors within the DER Switch can measure both AC and DC current with a high 
bandwidth.  The external analog inputs for current measurement assume the use of 5 Arms secondary 
CT.  Analog inputs for grid and DG AC voltage measurements are made with 120 Vrms nominal at 
the PT secondary.  The one-line schematic indicating analog signal sensor locations is shown in 
Figure 11.  Sixteen DSP board analog channels that are directly available for high speed sampling are 
used in the controller. 
The analog inputs are: 
1. Current sensor –  (Is) phase A, B, C, N (4x) 
2. External CTs – (Ir) phase A, B, C (3x) 
3. Grid side sensing – (Vg) phase A, B, C (3x) 
4. DG side sensing – (Vdg) phase A, B, C (3x) 
5. DC clamp voltage common and differential (2x for IGBT switch only) 
6. Control voltage sensing (V24) (1x) 
Two spare multiplexed analog input channels are available for application-related requirements. 
Digital inputs to the DSP are optoisolated and debounced.  The primary inputs from the DER Switch 
controller are:  Start, Enable (used as stop), and Reset.  The following are application-related digital 
inputs and can be interfaced with 24-V DC relay coils that can be externally energized: 
1. Trip signal where a high signal indicates an external command to the DER Switch to 
transition to the Disconnect state if the system is in the Connect or Bypass states. 
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2. Two additional spare channels are available and can be configured either as active high or 
active low. 
Additional internal digital input signals are used to monitor the IGBTs’, the CBs’, and the contactors’ 
fault and status indicators.   
The 10-mA digital outputs of the DSP are optoisolated.  Additional interposing relays with Normal 
Close/Normal Open or Form C dry contacts with surge protection are used to provide isolation and 
surge ratings.  The two application-related contacts available externally are the “Connected or 
Disconnect status” of the DER Switch and an “auxiliary switch” output.  The auxiliary switch output 
can be used to open any CB in series with the DER Switch or trigger another DER Switch or CB to 
obtain a transfer switch system configuration. 
Optional analog 0−5-V output voltage signals are available on the DSP controller board.  The signals 
are centered at 2.5 V; 5 V represents the maximum rated output capacity.  The analog output signals 
implemented in the DER Switch are three-phase real and reactive power.  Two additional spare 
channels can be used for the application-related signals.  If signals are to be used outside the DER 
Switch, an isolation amplifier should be used for galvanic isolation and protection of circuits. 
2.2.2.4 Relay Functions 
The relay functions implemented in the DER Switch based on a survey of requirements from DG 
projects are listed in Table 2  Additional functions are available for monitoring and diagnostics.  
Warning message and activation thresholds are also provided. 
Table 2.  The relay functions implemented in the DER Switch 
ANSI# Function Notes 
25 Synchronism check  
27/59 Under- and overvoltage Including the 27R and 59N functions 
50/51 Overcurrent  Instantaneous and time coordinated; with residual 
current option (50G) 
81O/U Frequency Consistent with requirement in Table 5 
32 Reverse Power Three phase and per phase directional power/VAR 
option 
Most of the relay functions trigger a transition to the Disconnect state.  Exceptions are the 25 and 27R 
functions that are used as enable signals for the DER Switch to reconnect.  The relay functions are 
provided with options to enable each algorithm independently.   
2.2.2.5 Synchronization check 
This algorithm is calculated in the Disconnect state.  This function checks to verify that the voltage 
amplitude (for all three phases), frequency, and phase angle are within an acceptable window to allow 
the DER Switch to close.  Other DER Switch control functions may also need to be true to enable the 
closing.  The switch in the DER system is closed only when it is in Auto mode (Section 2.2.2.2) and 
if the synchronization enable is valid and the reconnection enable (Section 2.2.2.20) is true. 
There are two modes for the synchronization function: 
 Absolute mode – represents synchronization when voltage, frequency, and phase error 
magnitudes are small. 
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 Positive mode – represents synchronization when frequency and phase error are small 
positive values.  This would prevent any power surge during synchronization that can cause 
any fast reverse power flow function to trip. 
The voltage magnitude and phase are compared at the high speed interrupt service routine (ISR) rate 
of the DSP.  This ensures that any sudden jump in voltage or magnitude on either side of the DER 
Switch does not cause any false synchronization. 
2.2.2.6 Dead bus reclosing relay  
This function is provided in the DER Switch so it can black start the loads connected to the DER side 
of the switch, when there is no DG connected to the system.  This assumes that there is additional 
DER protection equipment, which disconnects the DER from the loads.  A voltage threshold and time 
delay is provided for coordination.  The dead bus relay checks to verify that closing occurs only under 
a dead bus condition (voltage is below threshold on all three phases) and when DER status is Off. 
2.2.2.7 Under- and overvoltage 
The voltages on the grid and DER side are monitored to be within acceptable ranges.  A threshold and 
time delay are provided for coordination.  Separate voltage thresholds and time delays for the grid 
side and DER side are provided.  An event in the connect state will make the DSP controller 
transition to the Disconnect state.  Any event measured on the DER side when in the Disconnect state 
results in an alarm to the supervisory control system. 
2.2.2.8 Under- and overfrequency 
Frequency is measured from the three-phase voltage measurement on the grid and DER side.  
Separate frequency thresholds and time delays are provided for coordination on the grid and DER 
side.  An event in the Connect state will make the DER Switch to transition to the Disconnect state.  
Any event measured on the DER side when in the Disconnect state triggers an alarm to the 
supervisory control system. 
2.2.2.9 Phase sequence 
This functions checks for phase rotation direction, missing phase information or lack of signal on the 
phase voltage.  In addition, this function checks to determine whether the controller’s internal data are 
synchronized with the grid and DER operating frequencies.  An event in the Connect state will make 
the DER Switch to transition to the Disconnect state.  An event in the Disconnect state will prevent 
the synchronization function from operating. 
2.2.2.10 Overcurrent 
The DER Switch controller provides both instantaneous and time over current relay functions.  
Additional neutral and ground time overcurrent relay functions are also implemented.  The neutral 
current function can be used for four wire applications.  The current flowing through the DER Switch 
is measured.  The trip threshold levels and time delay before tripping are independently adjustable.  
The calculations for this algorithm are performed in the Connect state.  Any event occurrence makes 
the controller transition to the Disconnect state. 
2.2.2.11 Reverse power 
The DER Switch controller evaluates single- and three-phase power flow at the switch and at a 
remote location.  Remote measurement is possible if additional CTs are wired into the DER Switch 
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controller.  Independent thresholds are available for switch and remote reverse power.  The power 
measurement is compared with an adjustable threshold and time delay for coordination.  If the power 
flow crosses the threshold, an event is set.  The user can select whether the crossing occurs in the 
positive or negative direction for the event to occur.  An event in the Connect state will cause the 
DER Switch to transition to the Disconnect state. 
2.2.2.12 Controller digital event 
In addition to the above relay functions a bit can be set in the DER Switch controller to simulate an 
event.  Also, the external digital input can be used to simulate an event occurrence in the controller. 
2.2.2.13 IEEE 1547 Functions 
The recently approved IEEE 1547 standard contains control requirements that need to be satisfied for 
the interconnection of DER to the grid.  Other standards such as UL1741 and state standards such as 
California Rule 21 reflect many of the underlying concerns that are addressed by the IEEE 1547 
standard.  The DER Switch is designed to be fully compliant with the IEEE 1547 standard and has the 
flexibility to meet additional requirements.  The main control functions required for the DER Switch 
to meet the IEEE 1547 standard relate to: 
 Voltage  
 Frequency  
 Harmonics  
 DC injection  
 Anti-islanding  
 Synchronization  
 Reconnection.   
The details of these control functions are discussed in the following sections. 
2.2.2.14 Voltage function 
The voltage functions are implemented so that concerns related to the response at the DER 
interconnection to shallow or deep voltage sags and swells can be type tested and set independently of 
other under/over voltage relay functions described in Section 2.2.2.7.  The nominal settings are listed 
in Table 3.  Voltage levels are based on rms calculations for phases A, B, and C of the grid voltage.  
The voltage threshold is specified in volts on a 120-V basis.  The values for voltage range and 
clearing times represent type test values and are not easily modified in the field. 
Table 3.  Interconnection system response to abnormal voltages 
Range Voltage range 
(% of base voltage) 
Clearing time (s) 
1 V < 50  0.16 
2 50 ≤ V < 88  2.00 
3 110 < V < 120  1.00 
4 V ≥ 120  0.16 
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2.2.2.15 Frequency function 
The frequency function is implemented so that a small frequency swing does not lead to 
disconnection of the DER from the grid.  The nominal settings are listed in Table 4.  This function is 
implemented independently of the under- and overfrequency relay functions in Section 2.2.2.8.  
Frequency is obtained based on internal three-phase phase locking algorithms.  These values 
represent type test values and are not easily modified in the field. 
Table 4.  Interconnection system response to abnormal frequencies 
Range Frequency range (Hz) Clearing time (s) 
1 > 60.5 0.16 
2 < {59.8–57.0} 
(adjustable set point) 
0.16−300 
Adjustable 
3 < 57.0 0.16 
2.2.2.16 Harmonics monitor 
The DER Switch by itself does not directly cause harmonic distortion.  A small amount of harmonic 
current will be caused by the control power required by the switch.  The on-state voltage of the 
semiconductors can lead to less than 0.5% harmonic distortion in the voltage in the IGBT DER 
Switch.  The switch will be able to monitor the ambient voltage distortion and the distortion caused 
by the connected DER or loads.  Harmonics are evaluated on switch current, grid, and DER side 
voltage.  A high level of harmonic distortion is treated as a warning.  The distortion level for warning 
will be based on the DER rating and a typical setting for the total demand distortion would be 5%.  
The harmonics monitor has not been implemented in the prototype DER Switch. 
2.2.2.17 DC monitor 
The DER Switch can monitor the DC component of the switch current caused by the connected DER 
or loads.  A high level of DC in the switch current is treated as a warning.  The DC current level for 
the warning can be set based on the rating of the DER connected to the DER Switch [2]. 
2.2.2.18 Anti-islanding 
The anti-islanding function is evaluated when the switch is in the Connected state.  The goal is to 
prevent islands from forming inadvertently in the power system.  The anti-islanding function within 
the DER Switch can disconnect the DER from the grid within two seconds of the grid opening, 
consistent with IEEE 1547.  The anti-islanding function in the DER switch is based on preventing the 
export of power to the grid, but can allow power to be exported to lateral distribution loads based on 
remote power measurement.  Power flow in the DER Switch is monitored either at the switch or at a 
remote location if remote CTs are wired into the switch.  Power is monitored on both a single-phase 
and a three-phase basis.  The three-phase evaluation of power is performed at high and medium 
speed.  The high-speed evaluation of power enables the DER Switch to detect reverse power flow and 
to open a semiconductor-based switch in less than a quarter of a cycle.  The anti-islanding algorithm 
is independent of the reverse power relay function described in Section 2.2.2.11.  The power 
threshold level and time delay for opening the switch are adjustable settings on the controller and can 
be based on the application requirements.  The ability to use either the switch power or a remote 
power measurement for anti-islanding detection, consistent with IEEE 1547, leads to a greater 
flexibility to detect islands in a wide range of applications. 
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2.2.2.19 Synchronization 
The level of synchronization that must be achieved before closing the DER Switch is defined by 
IEEE 1547 through specified maximum deviations in the voltage amplitude, frequency, and phase 
angle.  The synchronization check function of Section 2.2.2.5 is used to implement this function.  The 
window parameters used for the synchronization check function will be consistent with those required 
by IEEE 1547.  The peak switch current after closing is monitored over the next 10 line cycles and is 
reported as a warning in case it exceeds thresholds.   
2.2.2.20 Reconnection 
The DER Switch is enabled to reconnect only after all enabled events are cleared.  The events 
considered are relay functions or IEEE 1547 and power quality events.  A minimum reconnection 
time is imposed after grid conditions are restored to normal and after the switch turn-off transition.  
The reconnection time is adjustable based on application requirements and is consistent with IEEE 
1547. 
2.2.2.21 Power Quality Functions 
The DER Switch can rapidly disconnect from the grid if it senses any power quality disturbance.  The 
power quality evaluations made with the DER Switch are for the ITIC/CBEMA curve and the 
SEMIF47 envelope of the grid voltage.  The algorithm is evaluated only when the DER Switch is in 
the connected state and the calculations are made for all three-phase voltages. 
Voltage power quality events are classified into high-, medium-, or low-speed events.  The high-
speed events are evaluated at the highest signal sample rate and the others are evaluated at 1/16th of 
the sample rate.  Time delays obtained with filter functions are used to obtain a system response that 
approximates the curve in Figure 12.  Default settings would correspond to the ITIC/CBEMA curve.  
The response of the DER Switch will be to go from a Connect state to a Disconnect state in the case 
of a power quality event. 
 
Figure 12.  The ITIC/CBEMA and SEMIF47 curve (red) 
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2.2.2.22 Energy Management Interface 
The energy management interface in the DER Switch is provided by the NPS SmartView® 
supervisory control and data acquisition (SCADA) system of hardware and software that provides the 
capability to monitor and control geographically distributed assets from anywhere in the world.   
There are many disparate monitoring solutions, but SmartView specializes in aggregating data from 
many sources and providing access to those data in a flexible, standards-based way.  The key 
capabilities of the SmartView SCADA solution are: 
 Fleet and local monitoring of geographically distributed assets 
 Flexible graphical interface connectivity, including Web browser 
 Real-time data and alarms using the openness, productivity, and connectivity Data Access 
standard 
 Historical data, events, and trending with the open data base connectivity standard 
 Execution of supervisory control 
 Automated alarm reporting via email and pager 
 Automated data reporting. 
The SmartView system is also used as an engineering HMI for commissioning and testing the 
prototype switch.  The internal control variables in the DER switch control DSP can be monitored in 
the SmartView remote terminal unit (RTU) with a one-second update rate.  The SmartView HMI can 
also be used to setthresholds, time delays, and control modes and parameters.  The organization of the 
SmartView SCADA system that will be used for the DER switch is illustrated in Figure 13.  When 
necessary, the SmartView RTU can also use the Modbus communication protocol to monitor the 
DER.  Details of the SmartView system are provided in Appendix C. 
 
DG 
SmartView®
RTU 
Grid DER Switch
ModBusModBus
Internet/
LANEnterprise 
EMS 
 
Figure 13.  SmartView energy management interface 
2.2.3 Design Summary  
The DER Switch design has been targeted to provide high performance, high reliability, maximum 
flexibility, and a low system cost.  The use of the IGBT technology along with the advanced control 
capability of the DSP results in a very high-speed switching capability.  Integration with the 
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SmartView SCADA can help the user realize the full range of benefits from a flexible DER utility 
interface switch. 
2.3 Component Selection 
The DG-grid interconnection switch developed in the DER Switch program is intended to offer high-
performance features.  The IGBT-based DER Switch configuration has higher performance and a 
higher cost than the SCR and CB switches for DER interconnections.  This section describes the 
design of the IGBT-based DER Switch, but the other switch designs can to a large extent be obtained 
by simplifying this high-performance design.  The prototype that has been constructed is the low-cost, 
CB-based design. 
2.3.1 DER Switch Circuit Topology 
The switch circuit shown in Figure 14 can be divided into three main subsystems:  
 IGBT switch  
 Voltage clamp circuit 
 CB and power connection assembly. 
 
Circuit Breaker and Power Connection Assembly
IGBT Switch
CB
OUTPUT
CB
BYPASS
A
B
C
CB
INPUT
From
Grid
To DG,
Load
Voltage Surge Suppression
 
Figure 14.  Circuit configuration of the DER switch 
The selection of standard commercial components for subsystems leads to a lower system cost.  The 
integration of these subsystems into the DER Switch is designed to minimize parasitic parameters, 
leading to a very high system efficiency and reliability.  For a CB-based DER Switch the circuit of 
Figure 14 is replaced with a single CB.   
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2.3.1.1 Semiconductor Circuit Interrupter 
The typical commercially available IGBT Switch module has unidirectional voltage blocking and 
current turn-off capability.  The DER switch requires switches with bidirectional voltage and current 
blocking capability.  , which can be obtained by arranging switches and diodes in a number of ways 
(see Figure 15).  Any failure in the semiconductor device is protected by the opening of the input and 
output CBs in Figure 14.   
  
 
  (a) (b) 
Figure 15.  Topology options for the bidirectional switch 
The topology (a) of Figure 15 shows a bidirectional switch made from two single IGBT modules.  In 
this case, a single gate driver could be used to drive both IGBT gates as the emitter terminal is 
common to both switches.  The anti-parallel diodes of the IGBTs tend to have higher on-state voltage 
drop than do line frequency diodes.  Hence, the circuit in topology (a) can have higher losses in an 
application where the switching frequency is very low (see Table 5). 
Table 5.  Conduction characteristics for two topology options 
 Vona
(V) 
Rona
(mΩ) 
IGBT 2 3.9 
Anti-parallel diode 1 1.9 
Diode 0.75 0.2 
Topology(a) 3 5.8 
Topology(b) 3.5 4.3 
aOn-state voltage drop of semiconductor devices at maximum junction temperature (IGBT module 125oC, Diode module 150oC) 
The bidirectional switch of topology (b) has lower cost because only one IGBT is required.  The on-
state conduction drop would correspond to that of three devices (IGBT and two diodes). 
2.3.1.2 Voltage Surge Suppression Circuit  
The IGBTs have the inherent capacity to turn current off at high speed.  The typical rate of change of 
current (di/dt) of IGBTs in power converter applications is in the range of tens of kA/us.  The 
inductance of the power line to the DER Switch connected is highly application dependent.  In 
addition, the transformers and DER equipment can have high inductance.  A typical value for the 
transformer leakage inductance is about 5% of its base impedance.  Similarly, machine DGs can have 
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high values of subtransient inductance.  These inductances, coupled with the di/dt of the IGBT, may 
lead to very large voltage spikes across the IGBT during its switching transient. 
A number of methods can be used to mitigate the voltage spike.  Figure 16 shows a schematic of 
possible configurations of voltage suppression circuits that can be used in the DER Switch for three-
phase applications.  Other methods of single-phase surge suppression are possible between the input 
and output of the switch.  However, the three-phase approach provides protection against all modes of 
voltage surges.  These can include input-to-output, line-to-line, and line-to-ground voltage surge 
modes. 
CB
A
B
C
 
  (a) (b) (c) 
Figure 16.  Voltage suppression topologies for three phase applications:  (a) Voltage 
surge suppressors, (b) crowbar circuits, (c) clamp snubber circuits 
Voltage surge suppressors are commonly used in applications to protect equipment from voltage 
spikes.  The suppressor should be compatible with the IEEE C62.41.2-2002 and IEEE C37.90.1-2002 
standards.  The surge arrestor can be of different varieties:  a spark gap type device, a metal oxide 
varistor, or a semiconductor-based arrestor.  These devices have different characteristics for response 
time, surge energy, and voltage breakover.  Despite these differences, the surge suppressor’s voltage 
limits all share a strong dependence on their operating current as well as a limited number of 
operations.  Unlike the voltage surge suppressor devices, the crowbar or a clamp-type voltage limiting 
arrangement is suitable if repetitive operation of the voltage suppression device is expected. 
The crowbar option is shown in Figure 16(b).  The crowbar circuit is turned on when an overvoltage 
is detected.  The thyristors connect the inputs to ground, connecting the source of high voltage to 
ground.  This immediately lowers the voltage and the resulting overcurrent causes the CB to open, 
which in turn disconnects the source of the overvoltage from the protected sections of the circuit. 
A third option for surge voltage suppression is a capacitor clamp snubber.  In this case if the energy 
behind the overvoltage source is limited, the clamp capacitor voltage starts rising in response to the 
overvoltage condition.  The capacitor can be sized to keep the voltage rise to be within safe limits for 
typical overvoltage expected because of on-off operation of the DER Switch.  Any energy added to 
the clamp capacitor is dissipated in the discharge resistor in parallel with the capacitor. 
For the DER Switch, a combination of the metal oxide surge suppressor and the clamp snubber circuit 
is required to prevent the overvoltage spike.  The crowbar circuit is not used so as to prevent 
unnecessary operations of the CB. 
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2.3.1.3 Circuit Breaker Configuration  
The CB arrangement in the DER Switch consists of input, output, and bypass sections.  The input and 
output CB can be used to isolate the DER Switch with galvanic isolation.  These CBs also enable the 
user to turn off the large fault current in case of a fault within the DER Switch.  The opening or 
closing of the CB is performed under the DSP control to prevent surge current in the clamp capacitor 
snubber circuit.  A fault within the DER Switch causes the input and output CB to trip.  As most on-
off operations of the DER Switch are accomplished with the IGBT switch, the number of operations 
of the CB is expected to be low. 
The bypass CB is used to power the loads in case the semiconductor part of the DER Switch needs to 
be serviced.  The bypass CB is also used if no DER is connected to the output for an extended time.  
This reduces power loss that would otherwise have been dissipated in the semiconductor devices.   
The input, output, and bypass CBs can be disconnected and locked in the racked out position.  The 
control power for the DER Switch can also be visibly locked in the off position.  This provides the 
visible disconnect requirement for utility connection [IEEE 1547].  The CB arrangement is simplified 
to that of a single device for the CB DER Switch.  The single CB can be used in the position of the 
IGBT to obtain the visible isolation and manual bypass capabilities.   
2.3.2 Component Selection Guidelines 
2.3.2.1 Semiconductor Components Selection  
There are several possible configurations for implementing the IGBT-based DER Switch.  To select 
the configuration to be constructed, a spreadsheet-based design tool was created to allow for the quick 
calculation of the candidate circuit’s power dissipation, junction, and heat sink temperatures under 
rated steady-state and transient overload conditions and overall efficiency based on different IGBT 
and diode options.  Based on the system voltage rating of 480 Vrms and the desire to be able to 
handle the largest interrupting voltages possible, only 1700-V devices were considered. 
The spreadsheet used the expressions of Equations 1 and 2 to compute the IGBT and diode power 
dissipation. 
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 2 rCEsat  (1) 
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 2 rT  (2) 
The transient surge power is computed in the same manner; however, the current Ipeak is substituted 
with the surge current Isurge defined by Equation 3. 
Isurge = ⎝⎛ ⎠⎞1 + 
Surge%
100  Imodule    (3) 
Steady-State Temperatures 
Steady-state temperatures for the IGBT, diode, and heat sink are determined for rated and surge 
current conditions.  The methods are the same, except for the current values selected for the 
calculation.  The rated conditions use the average rated current, Imodule and the surge current Isurge.  
The heat sink temperature is computed using 
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 Ths ~ Tref = Ndevices (PIGBT + Pdiode) Rra + TA   (4) 
where  
Ndevices is the number of devices within the module,  
Rra is the thermal resistance between the heat sink thermal reference and the ambient, and  
TA is the ambient temperature.   
The thermal reference is assumed to be at the same temperature as the heat sink.  In reality, this 
temperature will be slightly higher than the actual heat sink temperature. 
The heat sink and semiconductor module manufacturer provide transient thermal data for the heat 
sinks used with the IGBT modules and Rra can be obtained from these data with 
 Rra = Σi [1,6] Ri   (5) 
The diode and IGBT junction temperatures are obtained with 
  Tdiode = Pdiode Rjr + Tref  (6) 
  TIGBT = PIGBT Rjr + Tref  (7) 
Transient Temperatures 
The transient thermal model provided by Semikron consists of a thermal impedance Zth, 
 Zth = Σi=[1,6] Rthi(1-e-t/τi)  (8) 
This impedance can be considered as a series string of parallel connected thermal resistances and 
capacitances.  The thermal resistance is Rthi and the thermal capacitance is Ci = τi/Rthi.  Using the 
electrical analog model the power dissipation maps to current and temperature drops or rises map to 
voltage drops or rises.   
Assuming an initial steady-state temperature rise for the thermal circuit of T0, the transient thermal 
rise expression is 
 Tr(t) = T0 + Σi=[1,6] ( )P Rthi – Rthi/ΣRthi T0 ( )1 – e-t/τi   (9) 
The heat sink temperature is the heat sink thermal reference transient temperature rise plus the 
ambient temperature.  The diode and IGBT temperatures are the heat sink thermal reference 
temperature plus the respective transient temperature rise.  For the surge calculation, t is the surge 
time and T0 is the rated steady-state temperature rise. 
We used these calculations methods to calculate the conduction losses and transient temperatures for 
the IGBT switch.  The DER Switch specifications require a 100% surge capacity for only 10 seconds, 
but to allow the DER switch to be more flexible for utility coordination purposes, the ability to carry a 
400% surge for several cycles was an important design goal.   
The IGBT modules include an integrated gate drive circuit that incorporates hardware overcurrent 
protection.  In the DER Switch application, both IGBTs should be turned on at the same time.  The 
IGBT module gate drives can be modified to disable their internal shoot-through protection 
mechanisms.  Taking into account our desire to use an IGBT module for its greater current carrying 
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capacity, the internal target of a 400% surge rating, and the need to disable the shoot-through 
protection of the gate drive circuit, the device selected is a 750-A, 1700-V rated half-bridge IGBT 
module.   
Several possible line-frequency rectifiers would be possible candidates for the diode portion of the 
DER Switch.  To reduce the conduction losses as much as possible to allow the maximum amount of 
fault current capacity, the largest diode option, an 1800-V, 700-A diode half-bridge, was selected. 
Assuming a 60oC ambient temperature for the DER Switch cabinet interior the IGBT, diode, and heat 
sink temperatures for steady-state operation, after a 100% surge for 10 seconds and after a 400% 
surge for two cycles (32 ms) are listed in Table 6.  The estimated efficiency will be 98.7%.   
Table 6.  Estimated operating temperatures 
 Steady State (oC) After 10 s, 100% 
surge (oC) 
After 32 ms, 400% 
surge (oC) 
IGBT Junction 92.2 112.1 125.2 
Diode Junction 90.3 101.7 105.1 
Heat Sink 84.2 91.3 94.7 
2.3.2.2 Clamp Selection 
The DER Switch system has two protective systems.  The first provides protection from large 
external transients such as a lightning strike.  This mode of protection includes surge arrestors 
connected at the power terminals of the DER Switch.  The second operates when the DER Switch 
interrupts current and protects the DER Switch components (as well as externally connected 
components) from the voltage transient created by the stored energy in the system’s inductance.  This 
mode of protection includes a snubber clamp circuit. 
2.3.2.3 Surge Arrestor 
The surge arrestor is selected based on the design specifications that require the DER Switch design 
to be compatible with class B or C equipment for distribution surge protection.  This requirement is 
satisfied by using surge arrestors that meet the requirements of the following standards: 
 IEEE Std C62.41.2-2002 – IEEE Recommended Practice on Characterization of Surges in 
Low-Voltage (1000 V and Less) AC Power Circuits. 
 IEEE Std C37.90.1-2002 – IEEE Standard for Surge Withstand Capability (SWC) Tests for 
Relays and Relay System Associated with Electric Power Apparatus. 
The maximum surge current for the surge arrestor is, single pulse, 8/20 µs: 200 kA, and single pulse, 
10/350 µs: 10 kA.   
The selected surge arrestors are DIN rail mounted for ease of construction and contain an integral 
switch that provides a way to indicate that they have failed because of an excessive surge, preventing 
further DER Switch operation. 
2.3.2.4 Snubber Clamp Circuit 
The snubber clamp circuit operates each time the DER Switch interrupts current. When the DER 
Switch is closed, the flowing current stores energy in the series inductance of the transformers, 
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conductors, DER, motor loads, etc.  When the DER Switch opens quickly (as it is designed to do), 
this fast interruption of current creates a high voltage across the device that stops the current flow. 
2.3.2.5 Circuit Breaker Selection 
Based on the DER Switch specifications, a molded-case CB was specified.  This is a 250-A, 600-Vac 
rated CB with a Underwriters Laboratory/Canadian Standards Association interrupting capacity of 65 
kArms under 480 Vac.  The selected breaker has adjustable trip settings for long time, short time, and 
instantaneous trips and includes two auxiliary contacts.  One contact will provide a status input to the 
DSP and the other will be used to turn off the shunt-trip coil once the breaker opens.  To allow a 
separate mechanism for opening the breakers, a 24-Vdc shunt-trip will be included to allow for a 
second layer of control.  The shut trip is also triggered when any fault is detected in the 
semiconductor switch.  These faults include failure to open when commanded to open and failure to 
close when commanded to close.  The opening of the input and output CBs protects the 
semiconductor switch in a fault situation.  The bypass switch can then be used to continue providing 
grid power to the loads. 
In addition to the basic CB, a motor operator will be added to allow the DSP to operate the CB.  A 
racking and draw-out kit will be added to provide a visible and lockable disconnect. 
2.3.2.6 Pre-charge 
The clamp capacitor needs to be pre-charged before the main CBs close to limit the amount of current 
that would otherwise flow through the clamp diodes.  One portion of the clamp pre-charge circuit is 
shown in Figure 17. 
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Figure 17.  Clamp capacitor pre-charge circuit 
Because the DER Switch may be energized from either the grid or DER side, the pre-charge circuit 
must allow the clamp capacitor to be pre-charged from either side.  The circuit in the previous figure 
is duplicated to achieve this goal. 
Before closing the main CBs, the DSP will close the pre-charge contactors to allow the clamp 
capacitor to charge through the pre-charge resistor.   To reduce cost, the clamp is charged from only 
two of the three phases.  The pre-charge resistors are connected through a fuse to their corresponding 
phase clamp diodes. 
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The pre-charge contactor needs to be a four-pole contactor with a 480-Vac and at least a 2-A make 
rating.  The DSP will operate this contactor through an interposing relay so the pull-in current 
required by the contactor will not affect the 24-V power supply bus. 
2.3.2.7 Discharge 
Every time the DER Switch opens, the clamp circuit will absorb energy by charging the clamp 
capacitor.  This energy will need to be discharged to allow the clamp to safely absorb the energy of 
the subsequent DER Switch operation.  The clamp capacitor is discharged through the discharge 
circuit of Figure 18.  This circuit consists of an IGBT, resistor, and free-wheeling diode.  This circuit 
is the same configuration as is commonly used in non-regenerative machine drives for DC bus 
braking choppers.   
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Figure 18.  Clamp discharge circuit 
For safety purposes, a normally closed relay is placed in parallel with the IGBT.  This relay is opened 
by the DSP energizing its coil under normal operation.  Should the control power be lost, this relay 
will close and discharge the clamp capacitor.  Because the clamp must not be externally energized 
when the discharge relay is closed, a permissive relay will be added to prevent the clamp from being 
energized.  When the discharge relay’s coil is energized, the discharge contacts open and a clamp 
permissive relay coil is energized.  This relay allows the pre-charge contactor and the main CBs to be 
closed.  Because the clamp’s negative bus likely will be several hundred volts from ground, a separate 
isolated supply is needed for the permissive relay coil.  This supply is operated from the 125-Vdc 
control power bus in a similar manner to the other low-voltage dc supplies. 
Selecting a peak clamp current of approximately 5 A and assuming a peak voltage of 1700 Vdc, 
suggests a resistance of 330 Ω.  Factoring in the re-closing time, the resistor will dissipate an average 
of 162 W.  The selected 330-Ω, 220-W resistor will allow a worst-case current of 5.2 A, which is 
within the ratings of the safety discharge relay. 
Because the peak current will be approximately 5 A, the key driving specification for the brake 
chopper will be the voltage rating of 1700 V.  This selected device is a 75-A, 1700-V IGBT bridge 
pole consisting of two IGBTs and two anti-parallel diodes.  For the purposes of the clamp operation, 
the upper IGBT will be disabled by connecting its gate terminal to its emitter terminal.   
The power dissipated by the chopper IGBT while the clamp capacitor is being discharged is an 
average of 6.9 W during the clamp operation.  On average, it will dissipate approximately 380 mW.  
Allowing a 150ºC maximum junction temperature, this means that the maximum Rja is 235ºC/W, so 
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minimal heat sinking will be required for thermal purposes and the heat sink can be selected for 
mechanical mounting ease. 
2.3.2.8 Control Power 
Normally, the control power would be derived from the grid side terminals, since these would 
typically be energized; however, in the DER Switch applications, this is not always the case.  
Therefore, the control power must be obtainable from either the grid or the DER side terminals.  This 
requirement is achieved by using two isolation transformers with one transformer connected to the 
grid side terminals and one transformer connected to the DER side terminals.   
The secondary outputs of the transformers are rectified and connected to a common unfiltered 125-
Vdc bus.  This bus is used to power the CB’s motor operators and the low-voltage power supplies for 
the DSP, gate drive, control relays, and contactors.  The low-voltage power supplies are specified to 
have a universal input so they can accept the unfiltered dc input. 
The enclosure has two cooling fans to exchange the air inside the cabinet with cooler outside air.  The 
enclosure fans are controlled by a 50oC snap switch.  One fan is powered off the grid side terminals 
and one fan is powered off the DER side terminals.  Three fans are mounted on the heat sinks to cool 
the semiconductor devices.  These fans are controlled by a relay that is closed when the DSP closes 
the DER Switch.  When the DER Switch is open, there is no need for the cooling fans to run because 
the semiconductor junctions will not be generating additional heat.  This controlled operation of these 
fans improves the DER Switch’s efficiency, reducing the cooling requirements for the enclosure. 
The shunt-trips are triggered by either the DSP or the Emergency-Stop button.  Because a 
continuously depressed E-stop button could overload the shunt-trip coils, each shunt-trip coil is wired 
in series with a switch that opens when the shunt-trip has activated the CB.  When the CB trips open, 
the shunt-trip coil will automatically turn off. 
2.3.2.9 Sensor Selection 
PTs will be used to measure the voltages and will provide a 120-V nominal output.  The current for 
the external input will be measured with standard current transformers that are rated to meet relay and 
metering grade levels of accuracy and provide a 5-A nominal secondary current. 
The outputs of the PTs and CTs will be connected to the analog signal conditioning board (ASCB) 
that will provide the appropriate burden and attenuation required by the DSP’s analog inputs.  The 
phase and neutral currents are measured with LEM current sensors.  While the dc clamp’s chopper 
gate drive will measure the clamp’s voltage and independently operate the clamp chopper without 
action on the part of the DSP, it will still be important for the DSP to be aware of the status of the 
clamp.  This is achieved through two methods.  First, should the clamp chopper gate drive detect a 
fault, this error will be digitally communicated to the DSP.  Potential faults include that the clamp bus 
voltage has exceeded 1400-Vdc or that the IGBT is overloaded as indicated by the loss of saturation.  
The second method for monitoring the clamp voltage is for the DSP to directly measure this voltage 
through an analog voltage sensing channel on the ASCB. 
2.3.3  Evaluation of Project Objectives 
2.3.3.1 DER Switch and Project Costs  
The DER switch is fully engineered to meet the requirements of the IEEE 1547 standard.  An initial 
analysis to verify the impact of the interconnection cost of the DER switch was conducted based on 
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past NPS project experience.  This indicated that a separate interconnection switch is not 
economically feasible at low power levels.  This resulted in the range of power for the DER switch to 
be as specified in Table 1.  The cost of the prototype CB DER Switch is comparable to current 
solutions; the costs of the prototype semiconductor-based switch are higher.  However, 
semiconductor-based switches have greater power quality and fault current limiting capabilities.  
These costs are also expected to drop with production quantities.  In addition, significant nonrecurring 
engineering costs of $30K−$40K were estimated for the semiconductor-based DER switch.  The 
breakdown of the equipment cost is shown in Table 7.  The costs correspond to the prototype DER 
Switch for the rating specified in Appendix A.  The CB-based DER Switch at the prototype level has 
costs that are comparable to current solutions.  The cost of the SCR assembly with its gate drive, 
protection, and fans is about $3K lower than the IGBT DER Switch costs.  The control costs of the 
DER Switch (except the sensors) are invariant with the switch rating.  The prototype estimates are 
rough ones for the SCR-based DER Switch.  We recommend further study of the cost reduction that 
may be achieved for production-level quantities of the DER Switch.   
Table 7.  Bill of major materials and costs 
IGBT DER Switch CB DER Switch Component   
Quantity Extended 
cost ($) 
Quantity Extended 
cost ($) 
IGBT + gate drive + heat sink 3 4,995.00   
Diodes 3 555.00   
Clamp diodes  7 175.00   
Clamp capacitor   2,600.00   
Clamp IGBT   833.00   
Fans 3 878.00 1 293.00 
Misc.  hardware   3000.00  3000.00 
Circuit breakers  3 4,680.00 1 1,560.00 
DSP + Signal conditioning 
boards 
 2,300.00  2,300.00 
Control power   850.00  850.00 
Misc.  Controls   2,500.00  2,500.00 
Total  $23,366.00  $10,503.00 
The projected engineering costs for DER interconnection are assumed to be based on the additional 
time that would be required for the interconnection to be certified as compliant with IEEE 1547 and 
to complete fault studies based on the interconnection.  Project experience indicates that about one-
fourth of the time spent on a DG project is related to studying the system and applying an 
interconnection configuration.  The main project studies that would be required for the DER 
interconnection are related to the local grid architecture, the ability of the interconnection equipment 
to meet the local standards, and the power flow and voltage impact and fault studies.  Of all these, the 
DER Switch design can be used to mitigate the interconnection standards, architecture, and fault 
studies.  About $10K can be saved based on a simplified interconnection study.  This can vary widely 
based on projects.  An additional $10K in design savings can be assumed for IEEE 1547 compliance. 
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2.3.3.2 Reliability Projections 
A preliminary estimate of the reliability of the DER Switch is mainly limited by that of the control 
boards in the switch.  In case of the semiconductor based switches, the gate drives’ circuits add an 
additional penalty to the DER Switch’s reliability.  The operations and maintenance (O&M) cost was 
estimated by using the main component’s probability of failure and its replacement cost with the 
following number of failures per 10E-06 h:  CB = 1.3, IGBT = 2.5.  The IGBT based switch has a 
higher O&M cost because of a higher failure rate of electronic devices.  The data for this analysis 
were obtained from O&M Cost Analyses for NREL WindPACT Drive Train Configurations, 
prepared for NPS by TIAC LLC, Cambridge, Massachusetts. 
2.3.3.3 Additional Performance Objectives 
The DER Switch controller provides a detailed fault and alarm levels that can be used to track the 
cause of damage.  However, to obtain the MTTR of less than two hours, a spare DER Switch is 
assumed to be available on site.  The level of spare availability depends on the criticality of providing 
power the loads and to keep the DG running.  In cases where operating the DG is not critical, the 
DER Switch could be operated in bypass mode for an extended time. 
The control of the DER switch is based on a single DSP that incorporates a wide range of 
measurement, protection, and communication functions.  The DER Switch controller is capable of all 
three-phase voltages on both the grid side and the DG side.  This enables robust synchronization 
algorithms that can reliably close the switch with minimal surge after closing.  In addition, the 
positive and absolute synchronization options can be used in cases where there are restrictions of 
initial power flow direction immediately after the switch closing.  The anti-islanding algorithm used 
in the DER switch is based on reverse power, which is acceptable to most utilities.  The ability to 
perform the anti-islanding based on remote current measurement provides greater flexibility in using 
the DER Switch for the detection of unintentional island situations.   
2.3.4 Conclusions 
This section describes a semiconductor prototype DER Switch design from which SCR and CB 
prototypes can also be created.  Use of standard commercial power component selection leads to 
lower system costs than designs that use custom modules.  This section outlines IGBT DER Switch 
design and identifies the control requirements and the resulting controller design.  Photographs of a 
200-A, 480-V CB-based switch can be found in Appendix B.  The next section describes the test 
results and analysis of the switch.  The comparison of the program goals and the DER Switch design 
is summarized in Table 8.  Photos of the DER switch in Appendix B show the switch controller and 
the switch cabinet toward the end of fabrication.  Overall, the major program goals for the DER 
Switch can be met.  Section 3 of this report details this prototype’s ability to meet the program’s 
objectives of IEEE 1547 compliance, anti-islanding, resynchronization, and response time. 
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Table 8.  Summary of the DER Switch program goals and design evaluation 
Requirement CB SCR IGBT 
  IEEE 1547 compliance Yes Yes Yes 
  Prototype initial cost $11k $20k $23k 
  30% Reduction in equipment costs − (82%) (109%) 
  50% Reduction in project engineering costs 25% 30% 50% 
  MTTF > 80 k h 256k 60k 55k 
  Anti-islanding and resynchronization Yes Yes Yes 
  Enterprise energy management interface Yes Yes Yes 
  Response time 20−100 ms 8−17 ms < 2 ms 
  Clamps instantaneous currents No No Yes 
  Market share Majority Minority N/A 
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3 Project Outcomes 
This section outlines the tests completed to verify the DER Switch prototype meets its stated 
functionality and specifications.  The tests were divided into several sections and were performed at 
NPS’s test facility laboratory in Waitsfield, Vermont, and NREL’s DERTF near Boulder, Colorado. 
The tests included general commissioning followed by the various operational tests.  The general 
commissioning tests were conducted to ensure the switch’s manufacturing integrity.  The operational 
tests concentrated on confirming the operation of the various control algorithms, including the 
prototype’s performance, relay functions, IEEE 1547 functions, and power quality functions.   
Some of the tests were feasible to perform at NPS’s test facility; others were performed at NREL’s 
DERTF.  Section 3.1 shows the tests performed and their locations.  Sections 3.2 and 3.3 outline the 
general test setup and test procedure, respectively, that took place throughout the testing effort.  In-
depth test setup, procedures, and results can be found in an independent document (NPS Test Plan) 
that was submitted to NREL under this contract.  The tests performed at NREL by NREL staff also 
followed a detailed test plan that was shared with NPS.   
3.1 Test List and Location 
A commissioning test was performed on the prototype unit before any functional testing was 
conducted.  This included a wiring check, cooling system check, high pot test, internal power supply 
test, and DSP power-up and checkout.  The prototype unit passed all these tests.   
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Table 9 lists the tests and the locations where they were completed.  These are indicated by the check 
[3] marks. 
3.2 Test Setup 
This section describes the tests that were performed on the prototype unit internally at NPS and 
externally at NREL. 
3.2.1 Internal Testing, NPS’s Test Facility 
The test setup of the DER Switch at NPS’s test facility consists of two power converters (PR4 and 
PR5) that are connected as shown in Figure 19.  These are three-phase inverters and their outputs are 
at 208Vacl-l.  Transformers T3 and T4 are used to step up the voltage to 480 Vacl-l.  The inverter PR4 is 
used to emulate the grid and the unit PR5 is used to emulate the DER asset.  The operation of the 
DER Switch can be tested in several scenarios using this setup.  The 1:1 delta-wye transformer (Tx) 
can be used to test various grounding and neutral schemes. 
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Table 9.  Test list, status, and location performed 
Location NPS (Waitsfield, VT) NREL (Boulder, CO) 
Test List Test status 
Performance test 3  
Relay function tests   
  Voltage tests 3  
  Frequency tests 3  
  Phase sequence test 3  
  Current tests 3  
  Set and digital even trip tests 3  
IEEE1547 tests   
  Overvoltage test 3 3 
  Undervoltage test 3 3 
  Over- and underfrequency tests 3 3 
  Synchronization test 3 3 
  Reverse power test 3 3 
  Unintentional islanding test 3 3 
  Open phase test  3 
  Reconnect following abnormal disconnect test 3 3 
CBEMA  3 
Because of the controller setup for the PowerRouter inverters, the grid inverter has independent 
control of each phase; the DG inverter has three-phase controllable outputs.  The loads of the 
PowerRouter inverters are adjustable and changed accordingly to obtain desired power flow. 
Test instruments required: 
 Two PowerRouter inverters 
 Two 3/5/12kW Resistive load banks 
 Three Y:∆ transformers 
 Six CBs 
 One HMI computer 
 A data acquisition system. 
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Figure 19.  NPS’s setup for testing the DER Switch in the Waitsfield test facility 
3.2.2 External Testing, NREL’s Distributed Energy Resource Test Facility 
All testing performed at NREL’s DERTF was done by injecting signals directly to the controller 
signal conditioning boards.  This practice is commonly referred to as secondary injection testing.  
Most digital controller devices do not directly measure line voltage and current conditions.  Rather, 
they measure scaled versions of line conditions with scaling being accomplished through PTs and 
CTs.  These transformers convert high primary voltage and current levels to values that are much 
more appropriate for digital sensing and processing applications.  NREL’s DERTF has equipment 
that can precisely generate secondary injection level signals.  This was used to perform testing and 
enabled sophisticated testing without having to actually cause real line or generator faults, and 
eliminated the risks to personnel and equipment. 
The secondary injection test sets can generate voltage and current signals with precise control over 
magnitude, frequency, and phase.  The CMA256-6 has four independently controllable voltage 
sources and the CMS156 has three.  Each unit is synchronized to the other and is controlled by the 
same software via a laptop computer.  The DER Switch has six voltage input signals; three on the 
utility side and three on the DG side.  The DER Switch controller senses voltage via line-to-neutral 
connected, 2.31 ratio PTs.  This ratio translates to a 120-V line to neutral secondary signal for 277-V 
line to neutral conditions.  Three of the CMA256 voltages were connected in wye to the DG side PT 
secondaries.  Likewise, the three CMS156 voltages were connected to the utility side PT secondaries.   
To simulate the nominal 480-Vac bus conditions, 120-Vac line to neutral was supplied by the test 
sets.  To simulate faulted conditions, PT ratio-scaled perturbations around nominal bus conditions 
were applied to the PT secondaries.  By monitoring breaker status and the state of the voltage outputs 
when the breaker tripped, the performance of the DER switch was evaluated. 
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To prevent reverse energizing of the primary bus, PT circuits were disconnected from the test circuit 
voltages by removing the fuses that completed the circuit path. 
Test instruments included: 
 Omicron CMA256-6 secondary injection test set 
 Omicron CMS156 secondary injection test voltage amplifier 
 Yokogawa PZ4000 power analyzer. 
3.3 Test Procedure 
This subsection outlines the general procedure taken to test the DER switch prototype.  Specific event 
settings are included in Section 3.4 Test Results, where those values are compared against the actual 
response.   
General procedure taken: 
1. The DER Switch unit was connected to the PowerRouter inverters and loads; one inverter and 
load pair emulated the grid and another pair emulated the DG source.  (Refer to Figure 19 for 
the test setup.)  The PowerRouter inverters were energized at nominal operating condition 
(480VAC,LL, 60Hz).  The synchronization windows (voltage magnitude, frequency, and phase) 
were configured accordingly to allow the switch to close when the grid and DG voltages are 
synchronized. 
Note:  For the tests performed at the NPS test facility, the PowerRouter inverters were used 
as the grid and DG sources.  The Omicron device was used to create the voltage and current 
excitation for the tests at NREL.  Secondary injection method was used at the PT secondary 
level.  Proceeding steps written below were similar for both cases. 
2. Only the event functions under test were enabled; all other event functions were disabled.  
The event settings were adjusted to the appropriate values, which. will not be included in this 
section.  In some cases, the setting values are being limited by the PowerRouter inverters’ 
capability.  For those situations, the settings were adjusted to be within the inverters’ 
limitation and the prototype unit was tested for the event instead of actual magnitude.  An 
example of this situation is IEEE 1547 overvoltage or overfrequency.  Further tests to verify 
the actual magnitude were performed by NREL at the DERTF. 
3. The inverters were adjusted accordingly to create an event.  For example, the voltages were 
increased from the nominal operation to a level above the overvoltage setting.  To perform 
the magnitude test, the inverter parameters were adjusted in small steps.  The value at which 
the DER Switch tripped was recorded.  To perform the time test, the inverter parameters were 
adjusted with a step change.  The time from when the parameter was changed to when the 
digital command was sent to the CBr, and to when the CB completely opens were recorded. 
4. These steps were repeated several times at different magnitude and time settings.  They were 
also repeated for the event functions for which the DER Switch was designed. 
3.4 Test Results 
This section details the results for all the tests performed on the DER Switch.  In general, three test 
setpoints for each magnitude and trip time test were chosen.  These setpoints were different enough to 
verify that the function tested responded as expected at any condition.  Some of the setpoint pairs 
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listed in the results table may not have the time response indicated because those settings were not 
tested for the trip time.   
The discussions about the results are categorized into three subsections:  relay functions, IEEE 1547, 
and CBEMA.  Results from NREL’s tests are also included here and the differences between the 
results from NPS and NREL will be addressed. 
3.4.1 Performance Tests 
The DER Switch was subjected to some general commissioning tests, which include wiring and 
quality check.  The purpose of these tests is to ensure that the components are electrically and 
correctly connected before the switch is energized for other proceeding tests.  High pot test was also 
done with measuring the current through the insulation at high voltage.  This is to detect weak spots 
in the insulation that may cause failure.  The cooling system in the prototype unit provides air cooling 
for the cabinet if the temperature exceeds 40°C.  All these tests were passed and the tested functions 
operate as expected. 
The performance of the internal 24-Vdc power supply was checked out as shown in Figure 20 and 
Figure 21.  These figures show the transient and steady-state response, respectively, of the voltage 
and current of the 24-Vdc power supply.  The scope channels are as listed below: 
 Scope channel 1: Input voltage 
 Scope channel 2: Output voltage 
 Scope channel 3: Input current 
 Scope channel 4: Output current. 
 
 
Figure 20.  Voltage and current start-up transient response of the input and output 
terminals of the 24 Vdc power supply 
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Figure 20 indicates that the power supply has a well-behaved transient response when it is being 
energized.  The power supply is also behaving as expected during steady-state. 
 
Figure 21.  Voltage and current steady-state response of the input and output terminals 
of the 24Vdc power supply 
Before any formal testing was done on the DER Switch as outlined in the test plan document, it was 
tested for synchronization and close and open functionality.  Preliminary trials indicated the switch 
closes successfully when all the waveforms on the grid and DG sides are synchronized within a set 
window defined by the user.  The switch closing action was successful with minimal surge between 
the two source terminals.   
Table 10 indicates the closing and opening times of the CB.  This was tested at NPS and the values 
agree with NREL’s observations.  They are also in line with the expected response speed estimated 
during the design stage.  Throughout the testing the closing and opening times of the CB were 
consistent with the data shown in this table. 
Table 10.  Operation times of DER Switch 
 Observed time 
(ms) 
Closing time 100 
Opening time 80 
Figure 22 shows the connection transition of the CB.  When the switch is not connected, the 
waveforms at the grid and DG side are distinctive, since the DG inverter was not generating a perfect 
sine wave because of the test setup arrangement.  However, the voltage magnitudes (in RMS) and 
frequency were almost identical and are within the synchronization window.  The connection 
transition can be observed in Figure 22.  The step signal indicates the command given from the switch 
controller to the CB.  Scope channels 1 and 2 are the grid and DG voltages, respectively.  Both 
voltages will drift and eventually be in phase, which allows the switch to close.  When the switch is 
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connected (100 ms after the digital signal in Figure 22), the voltage seen at the grid and DG outputs 
are equal and the switch allows current to flow, as indicated in Figure 23.  The switch disconnection 
transition, which can be seen in Figure 24, has a similar idea but is opposite to the description 
provided here. 
 
 
Figure 22.  Waveforms that indicate switch connection transition 
 
 
Figure 23.  Voltage and current waveforms after switch closing 
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 Figure 24.  Waveforms that indicate switch disconnection transition 
Table 11 summarizes the checkout tests performed at NREL to investigate the CB disconnect delay.  
The average trip delay is 86.3 ms, which is typical for this type of breaker.   
Table 11.  Breaker disconnect delay determination (test performed at NREL) 
Trip command 
from DSP (sec)
Breaker 
Opening 
(sec)
Trip Time (difference 
between trip command and 
actual breaker opening) 
(sec)
0.1774 0.2644 0.087
0.1678 0.2541 0.0863
0.182 0.268 0.086
0.1773 0.2631 0.0858
0.1822 0.2687 0.0865
Avg: 0.08632  
3.4.2 Relay Function Tests 
The controls of the DER Switch include functions that emulate ANSI relays and other high-
performance control features.  These relay function settings are independent of the IEEE 1547 event 
settings.  The magnitude and time settings of each function are adjustable.  Some of the relay 
functions and IEEE 1547 events may be testing the same parameters.  For example, there is an 
overvoltage test for both.  The window of the function not tested must be disabled or widened to 
ensure that the DER Switch is being tested correctly.  After each event that causes the switch to trip, 
the alarm screen on the EngrHMI and snaplog was checked to confirm the event.  This confirms the 
data recorded by the DSP board are correct, which ensures good information from the DER Switch is 
collected when it is operated in the field. 
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3.4.2.1 Voltage tests 
The purpose of these tests is to verify that the triggering of the undervoltage events occurs at the 
appropriate voltage level and time delay for coordination.  The following voltage tests were 
performed and repeated for both the grid and DG side independently: 
 Undervoltage (27) test 
 Overvoltage (59) test. 
Table 12 indicates that several attempts were made to test the magnitude and time response of the 
undervoltage relay function.  As previously mentioned, the Vtrip information shows the voltage change 
right before and right after the switch disconnected.  These values were visually recorded by the tester 
on the Engineering HMI measurements screen, which provides an additional error factor.  Without 
taking this into account, the percent error of the voltages right before the switch trips are around 
0.86% and 0.51%, with a maximum error in one of the readings of 1.4%. 
Table 12.  Undervoltage relay function test data 
Vthreshold 
(VAC,LN) 
Tsetting 
(s) 
Phase Tripped?a Vtripb
(VAC,LN) 
Ttripc
(ms) 
Grid Side 
Phase A 3 236→234  
Phase B 3 Data not recorded  235 0.2 
Phase C 3 Data not recorded  
Phase A 3 No data→173 164+80 
Phase B 3 175.5→174.5  175 0.2 
Phase C 3 175.5→172.7  
Phase A 3 101.4→No data  
Phase B 3 100.3→No data  100 0.05 
Phase C 3 100.6→No data  
175 0.4 Phase A 3 185→145 200+80 
175 0.05 Phase A 3 185→145 48+80 
DG Side 
235 0.2 Phase ABC 3 236.2→230.5 184+80 
175 0.2 Phase ABC 3 176.5→170  
175 0.05 Phase ABC 3 176.5→170 22+80 
a 3 indicates that the DER Switch disconnected and the event was displayed on the Engineering HMI. 
b Indicates the voltage change.  The DER Switch disconnected in between this voltage change. 
c The first number is the DSP processing time and the second number is the circuit breaker disconnection time. 
A larger voltage step was used to investigate the trip time.  Both the DSP processing time and the CB 
disconnection time are provided in Table 12.  The switch disconnect time is consistent across most of 
the test setpoints and agrees with the design specification.  All the DSP response times observed were 
shorter than the specified time setting defined.  This is an excellent indication that the DER Switch 
can meet the specified requirement defined by the user; the only limitation is the CB’s response time.   
Figure 25 shows the switch response to an undervoltage event.  The scope trace shows the surge 
current in response to the event.  This figure illustrates an example of how the time response of each 
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function was tested.  The time of the undervoltage is quite clearly seen.  The current waveform was 
superimposed onto the digital signal that commands the switch to open.  The delay between the point 
on the current waveform when the voltage decays and point on the digital signal trace at which the 
open command is given is the DSP response time.  The difference between the time the digital signal 
changes state to when the current is completely zero is the CB response time.  As shown in this plot, 
the CB response time is approximately 80 ms. 
 
Figure 25.  Switch response to a large undervoltage event 
The overvoltage responses are summarized in Table 13 and Figure 26.  The responses meet the 
voltage threshold and time settings set to test this function.  The largest magnitude error found in the 
series of tests is 0.5% (for Vthreshold of 260V and Tsetting of 0.2s). 
The under- and overvoltage tests results confirmed that the controller achieved its software-
programmed functionality.   
3.4.2.2 Frequency tests 
The purpose of these tests is to verify that the triggering of the over- and underfrequency events occur 
at the appropriate frequency level and time delay for coordination.  The following frequency tests 
were performed and repeated for the grid and DG sides independently: 
 Overfrequency (81O) test 
 Underfrequency (81U) test. 
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Table 13.  Overvoltage (59) relay function test data 
Vthreshold 
(VAC,LN) 
Tsetting 
(s) 
Phase Tripped?1 Vtrip2
(VAC,LN) 
Ttrip3
(ms) 
Grid Side 
Phase A 3 259.7→265.8  
Phase B 3 259.6→268.2  260 0.2 
Phase C 3 258.7→271.3  
Phase A 3 179.6→186.5 140+80 
Phase B 3 179.8→190.5  180 0.2 
Phase C 3 179.7→189.2  
180 0.05 Phase A 3 179.6→204.6 32+80 
DG Side 
260 0.2 Phase ABC 3 259.5→260.6  
180 0.2 Phase ABC 3 179.4→120 167+80 
180 0.05 Phase ABC 3 179.4→180.1 40+80 
a 3 indicates that the DER Switch disconnected and the event was displayed on the Engineering HMI. 
b Indicates the voltage change.  The DER Switch disconnected in between this voltage change. 
c The first number is the DSP processing time and the second number is the circuit breaker disconnection time. 
 
Figure 26.  Response of the system to overvoltage event 
To test the over- and underfrequency relay functions, the frequency of one inverter was adjusted; the 
other was held constant.  
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Table 14 and Table 15 show the trip frequency magnitude and response time of the DER Switch.   
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Table 14.  Overfrequency (81O) relay function test data 
Fthreshold 
(Hz) 
Tsetting 
(s) 
Tripped?a Ftripb
(Hz) 
Ttrip3c  
(ms) 
Grid Side 
60.5 0.2 3 60.47→60.67 240+80 
61 0.2 3 60.95→61.14  
60.5 0.05 3 60.47→60.67 270+78 
DG Side 
60.5 0.2 3 60.47→60.67 375+80 
65 0.2 3 60.95→61.14  
60.5 0.05 3 60.47→60.67 270+78.5 
Table 15.  Underfrequency (81U) relay function test data 
Fthreshold 
(Hz) 
Tsetting 
(s) 
Tripped?a Ftripb
(Hz) 
Ttrip3c  
(ms) 
Grid Side 
60 0.2 3 60.06→59.8 225+80 
60.5 0.2 3 60.54→60.13  
60 0.05 3 60.06→59.8 92+80 
59.5 0.2 3 59.59→59.47 0.092+0.08 
DG Side 
60 0.2 3 60.06→59.8 795+78.5 
60 0.05 3 60.06→59.8  
59.5 0.2 3 59.59→59.47 795+78.5 
The waveforms in Figure 27 are the grid and DG voltages and current through the switch and the 
digital command to the CB.  We observed in the plot that the current waveform became distorted 
when the frequency of either the grid or the DG inverters changed. 
The under- and overfrequency relay function tests results confirmed that the controller achieved its 
software-programmed functionality. 
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 Figure 27.  Response of the system to an underfrequency event 
3.4.2.3 Phase sequence test 
Phase sequence (46) was tested to verify the triggering of an event during abnormal phasing 
conditions.  The phase connection of the grid and DG side were independently swapped.  The CB was 
set to the manual mode and off state and the digital command from the DSP was observed for safety 
reasons to ensure that the hardware components would not be damaged in this test because of an 
unintentional connection. 
The phase sequence tests were successful.  The DSP recognizes the invalid phase connection and the 
Engineering HMI displayed appropriate FAULT alarms (AC freq grid LO when the grid phases were 
swapped, AC freq DG LO when the DG phases were swapped).  The switch will not close in FAULT 
state. 
3.4.2.4 Current tests 
The following current tests were performed: 
 Instantaneous overcurrent (51) test 
 Time overcurrent (50) test. 
The purpose of these tests is to verify that the overcurrent event is triggered at the appropriate current 
level and time delay for coordination.  These tests were performed for the switch current 
measurement locations only. 
When we first tested this function, we could not verify the time response of the instantaneous 
overcurrent alarm, so Table 16 does not include the trip times for the instantaneous overcurrent 
function test.  However, the time responses for the time overcurrent function tests are provided below.   
The initial instantaneous overcurrent test performed indicated that the switch took about 18 cycles to 
disconnect.  In theory, it should take about five cycles, mostly because of the CB, to disconnect 
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because of the processing time that the DSP uses for the different functions.  The instantaneous 
overcurrent calculation is done at the ISR rate; the state machine decisions are made at the Kernel 
rate.  The software has been updated to transfer instantaneous events at the ISR rate to the controller.  
This test was not repeated at NPS after the software change; however, other similar instantaneous trip 
tests have been subsequently verified to operate within the expected trip time. 
Table 16.  Overcurrent Relay Function Test Data 
Ithreshold (A) 
 
Tsetting 
(s) 
Phase Tripped?a Itripb
(A) 
Ttripc
(s) 
Instantaneous overcurrent (51) 
Phase A 3 23.15  
Phase B 3 23.41  33  0.002 
Phase C 3 23.7  
Phase A 3 30.5  
Phase B 3 29.98  40  
0.002 
 
Phase C 3 30.5  
Time overcurrent (50) 
Phase A 3 14.96 360+80 
Phase B 3 14.29  15 
 
0.2 
Phase C 3 14.58  
15 
 
0.05 Phase C 
3 
 78+80 
Phase A 3 19.81  
Phase B 3 19.84  20 
 
0.2 
Phase C 3 19.69  
a3 indicates that the DER Switch disconnected and the event was displayed on the Engineering HMI. 
b For the instantaneous overcurrent test, these numbers are the peak of the RMS current.  This switch tripped on 
instantaneous peak that occurs on top of the peak RMS values.  For the time overcurrent test, these numbers are 
the RMS values. 
c For the instantaneous overcurrent test, the trip time could not be checked out when this test was performed.  
For the time overcurrent test, the first number is the DSP processing time and the second number is the circuit 
breaker disconnection time. 
3.4.2.5 Set and digital event trip test 
Two features—the set and digital event trip functions—were added later to the DER Switch’s set of 
event functions.  The purpose of this test is to verify that the DER switch can perform backup 
switching operations when commanded to open in coordination with other devices or when 
commanded to open by system level controllers.  The user can set these functions to HIGH and this is 
registered as an event in the switch controller and trip the unit.   
Both functions were tested and passed. 
3.4.3 IEEE 1547 Tests 
The IEEE 1547 standard specifies the voltage ranges and clearing times for overvoltage, 
undervoltage, overfrequency, and underfrequency events.  Specified values are repeated in each 
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section for reference.  The controller interface has alarm names assigned to the different voltage 
ranges in order to simplify the naming convention for these functions.  The table that summarizes the 
IEEE 1547 specifications and results will include these. 
The default values in the controller reflect the specification in IEEE 1547.  The voltage and frequency 
settings had to be modified because of the limitation of the PowerRouter inverters.  Most voltage 
settings used for testing purposes were ±5% of nominal voltage; the frequency setting had a ±0.5Hz 
deviation.  At this stage, the DER Switch was tested for its trip setting instead of the exact value of 
the IEEE 1547 specified settings.  The latter was tested at NREL.  The results obtained from the tests 
at NREL are included after the results obtained at NSP, followed by a discussion of the results. 
3.4.3.1 Overvoltage tests 
These tests were performed to verify that the DER Switch isolates the grid and DG terminals when 
the overvoltage conditions occur, and determine the magnitude and trip time for each overvoltage 
function. 
Table 17 lists the IEEE 1547 overvoltage ranges and clearing time specifications. 
Table 17.  IEEE 1547 Specification for Interconnection Response to Overvoltages 
Voltage Range 
(% of base voltage) 
Clearing Time 
(s) 
Alarm Name 
110 < V < 120 1 1547 voltage swell 
V ≥ 120 0.16 1547 voltage over 
The IEEE 1547 overvoltage tests performed at NPS indicated that the voltage magnitude response has 
a maximum error of 0.5% (Table 18).  Table 19 shows voltage trials for the trip time test. 
Table 18.  Switch response to IEEE 1547 overvoltage events 
 Terminal Side Voltage 
Settinga 
(%) 
Voltage 
Settinga 
(VAC,LN) 
Tripped?b Vtripc
IEEE 1547 Voltage Swell 
Phase A Grid side 105% 291 3 290.1→298.9 
Phase B Grid side 105% 291 3 289.8→299.4 
Phase C Grid side 105% 291 3 290.2→300.7 
Phase ABC DG side 105% 291 3 289.3→300.6 
IEEE 1547 Voltage Over 
Phase A Grid side 105% 291 3 290.2→298.6 
Phase B Grid side 105% 291 3 289.7→299.4 
Phase C Grid side 105% 291 3 290.4→300.6 
Phase ABC DG side 105% 291 3 289.6→300.1 
a Actual voltage threshold and trip time setting differ from IEEE 1547 specified values due to test setup 
operating limitation.  The more precise voltage setting is VAC,LN is 290.85VRMS. 
b 3 indicates that the DER switch disconnected and the event was displayed on the Engineering HMI. 
c Indicates the voltage change.  The DER switch disconnected in between this voltage change. 
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Table 19.  Voltage trials for trip time test 
Clearing Time 
Settinga (s) 
Alarm Name Voltage 
Settinga 
(%) 
Voltage 
Settinga 
(VAC,LN) 
Tripped?b Ttripc 
(s) 
1 1547 voltage swell 105 291 3 1+0.08 
0.16 1547 voltage over 105 291 3 (See note) 
Note:  We were not able to observe the time response. 
A summary of the results obtained from the tests performed at NREL is listed in Table 20.  These 
tests closely reflect the method required by IEEE 1547.1, where tests are repeated five times to obtain 
more accurate results. 
Table 20.  Overvoltage Test Results Summary (Test Performed at NREL) 
Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (ms)
1 134.1 1.079 1 146.4 90
2 134 1.085 2 142.3 91.1
3 133.7 1.083 3 144.2 92.2
4 132.4 1.082 4 144.2 90.1
5 133.8 1.083 5 146.3 92.3
Average 133.6 1.0824 Average 144.68 91.14
Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (ms)
1 134.5 1.098 1 142.3 161.2
2  1.097 2 143 168.7
3 134.5 1.085 3 143.6 165.9
4 134.5 1.083 4 146.4 166.3
5 134.6 1.084 5 146.4 167.5
Average 134.525 1.0894 Average 144.34 165.92
Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (ms)
1 138.5 1.096 1 148.4 194.2
2 133.2 1.1 2 150.3 184.3
3 134.3 1.085 3 149.4 110.2
4  1.081 4 146.4 172.2
5 134.2 1.099 5 146.3 93.9
Average 135.05 1.0922 Average 148.16 150.96
Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (ms)
1 132 1.095 1 144.5 144.4
2 131.9 1.086 2 150.8 150.3
3 132.3 1.099 3 146.9 150.8
4 133.6 1.099 4 149.3 165.6
5 137.2 1.102 5 151.1 184.8
Average 133.4 1.0962 Average 148.52 159.18
160 ms
160 ms
144
144 160 ms
160 ms
1 s
1 s132
132
132
132
B phase 110% overvoltage
C phase 110% overvoltage
Three phase 120% overvoltage
A phase 120% overvoltage
B phase 120% overvoltage
C phase 120% overvoltage
1 s
1 s
144
144
Three phase 110% overvoltage
A phase 110% overvoltage
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The voltag nt 
error of 2%.  The trip time of the switch agrees to the values specified.  The filter time constant 
defined in the controller does not include the compensation time for the CB to disconnect.  This 
feature will be included in the next design modification.  Based on these findings, we expect the 
switch will be able to meet the IEEE 1547 time test. 
The time response to 120% overvoltage of all three phases is shorter than the response to a single-
phase change.  This is due to the calculation method done by the DSP, which requires a larger voltage 
change on the single phase to observe the effect of the overvoltage event.  This scenario can be 
mitigated by enabling a feature of the DSP controller that uses a slightly different calculation method.  
This feature was used in the CBEMA testing section and allowed the DER Switch controller to 
operate as desired. 
3.4.3.2 Undervoltage tests 
These tests verify that the DER Switch isolates the grid from the DG terminals of the switch when 
undervoltage conditions occur.  They also determine the magnitude and time response for each 
undervoltage function. 
Table 21 lists the IEEE 1547 undervoltage range and clearing time specification. 
Table 21.  IEEE 1547 specification for interconnection response to undervoltages 
Voltage Range  
(% of Base Voltage) 
Clearing Time (s) Alarm Name 
e magnitude error was larger for the tests performed at NREL, with an average perce
V < 50 0.16 1547 deep sag 
50 ≤ V < 88 2 1547 shallow sag 
Table 22 and Table 23 show results obtained for the magnitude and time response of the undervoltage 
test performed at NPS.  The corresponding test performed at NREL is shown in Table 24.  Tests 
performed at NPS show a maximum voltage error of 1%.  This, however, does not agree with the 
results obtained at NREL, which has a larger percent error.  As shown in the results for the time 
response, a larger time deviation was observed at NREL than at NPS for the single-phase tests.  The 
larger error seen in the single-phase test can be caused by the selection of the neutral voltage 
calculation option in the DER Switch DSP controller. 
The IEEE 1547 under- and overvoltage function test results confirmed that the controller achieved its 
n 
software-programmed functionality.  The accuracy of the trip levels needs to be further refined to 
meet certification standards.  The test results also indicated that the timed delay for the trip function 
should compensate for the switch opening delays. 
3.4.3.3 Over- and underfrequency tests 
The frequency tests confirm that the DER Switch disconnects the grid and DG connections when a
over- or underfrequency condition occurs.  These tests also verify the trip magnitude and time 
response for each frequency function. 
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Table 22.  Switch response to IEEE 1547 undervoltage events 
Settinga Settinga (VAC,LN) 
 Alarm Name Voltage Voltage Tripped?b Vtrip 
(%) (VAC,LN) 
IEEE 1547 Deep Sag 
Phase A Grid side 95% 263 3 261.6 
Phase B Grid side 95% 263 3 263 
P ide 263 265.9 
Phas 95% 263 9 
E 1547 Shallow Sag 
Phas Grid side 95% 263 0 
hase C Grid s
C DG side 
95% 3 
e AB 3 263.
IEE
e A 3 264.
Phase B Grid side 95% 263 3 263.8 
Phase C Grid side 95% 263 3 265.5 
Phase ABC DG side 95% 263 3 264.1 
a Actual voltage threshold and trip time setting differ from values in test plan (test procedure) to accommodate 
NPS test setup capability. 
b 3 indicates that the DER switch disconnected and the event was displayed on the Engineering HMI. 
 
Table 23.  Voltage trials for trip time test 
Clearing Time 
Settinga (s) 
Alarm Name Voltage 
Settinga 
(%) 
Voltage 
Settinga 
Tripped?
(VAC,LN) 
b Ttripc 
(s) 
2 1547 shallow sag 95 263 3 2+0.08 
0.16 1547 deep sag 95 263 3 0.167+0.08 
a Actual voltage threshold and trip time setting differ from values in test plan (test procedure) to accommodate 
NPS test setup capability. 
b 3 indicates that the DER Switch disconn
c
ected and the event was displayed on the Engineering HMI. 
 The first number is the DSP processing time and the second number is the circuit breaker disconnection time. 
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 Table 24 e te m st perf R
gnitude 
(V) )
Nomin
Time (s e (s) Run
Nominal 
Magnitud
(V)
Tr
gnit
inal 
 (s) Time (ms)
1 61. 262.4
083 2 61. 252.2
3 62 247.4
4 62. 252.2
5 61. 250.6
Average 107.96 e 61.98 252.96
ominal 
gnitude 
(V) )
Nomin
Time (s e (s) Run
Nominal
Magnitud
(V)
Tr
gnit
inal 
 (s) Time (ms)
097 1 58. 161.1
.1 2 53 150.9
3
1
134.3
.  Undervoltag st results su mary (te ormed at N EL) 
Run
Ma
Nominal 
Trip 
Magnitude (V
al 
) Tim
e 
Ma
ip 
ude (V)
Nom
Time
1
2
107.4
108
2.096
2.
8
65
3 107.5 2.084 .85
4
5
108.4
108.5
2.083
2.084
4
2
2.086 Averag
Run
1
N
Ma Trip 
Magnitude (V
al 
) Tim
 
e ip Nom
Ma ude (V) Time
103.4
104.2
2.
2
35
.552
3 104.1 2.099 3 53.25 136.
4 104.8 2.1 4 58.65 13
5 103.9 2.101 5 54
Average 104.08 2.0994 Average 55.56 142.72
Nominal 
minal 
ime (s) Tim
inal 
nit
(V)
 
e (
Nominal 
me (s) Time (ms)
101.3 2 52.05 261.7
2 101.3 2 52.65 252
3 51.45 267.5
4 54.3 214.7
2 51.45 33.5
Run
Magnitude 
(V)
1
Trip 
Magnitude (V)
No
T e (s)
.095
.102
Run
Mag
1
2
Nom
ude Trip
Magnitud V) Ti
101.9
99.67
2.1
2.1
3
4
5 101.7 .099 5 2
Average 101.174 2.0992 Average 52.38 245.88
 (ms)
1 100.4 2.097 1 51.6 262.9
2 98.64 2.101 2 51.45 281.5
3 101.1 2.101 3 51.45 249.2
4 100.8 2.097 4 51.6 251.4
5 98.68 2.101 5 51.6 250.7
Run
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time
Nominal Nominal 
Average 99.924 2.0994 Average 51.54 259.14
 undervoltage C phase 50% undervoltage
108 2 s 60 160 ms
B phase 88% un  phase 50% undervoltage
108 60 s
A phase oltage A ph  50% u age
108 2 s 60 s
Three phase 88% undervoltage Three phase 50% undervoltage
160 m
 88% underv ase ndervolt
108 2 s 60 160 ms
dervoltage B
2 s 160 m
C phase 88%
 
Table 25 and Table 27 list the IEEE 1547 over- and underfrequency ranges, respectively, and their 
corresponding clearing time specifications. 
Based on the results indicated in Table 26, Table 28, and Table 29, the DER Switch responded to 
events at the specified frequency magnitude trip levels.  The time responses met the clearing time 
requirement for the tests performed at NPS, but not for the initial frequency tests performed at NREL.  
The first round of frequency tests had longer time responses than expected.  Overfrequency time 
response exceeded the specified value by 30 ms.  This value was calculated by using the response 
time in ideal cases where additional 90 ms of CB opening time is added to the 160-ms specification.   
This additional 30 ms is due to phase locked loop (PLL) frequency response characteristics.  The PLL 
algorithm can be tuned to improve this response. 
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Table 25.  Interconnection system response to overfrequency 
Frequency Range (Hz) Clearing Time (s) Alarm Name 
> 60.5 wing 0.16 1547 frequency high s
Table 26.  Trip times for overfrequency trip time test 
Alarm Name Frequency 
Settinga 
(hz) 
Clearing 
Time 
Settinga (s) 
Tripped?b Ftrip
(Hz) 
Ttripc
(s) 
1547 frequency high 
swing 
60.5 0.16 3 60.43 0.0705+0.08 
a Actual voltage threshold and trip time setting differ from values in test plan (test procedure) to accommodate 
NPS test setup capability. 
b 3 indicates that the DER Switch disconnected and the event was displayed on the Engineering HMI. 
c The first number is the DSP processing time and the second number is the CB disconnection time. 
Table 27.  Interconnection system response to underfrequency 
Frequency Range (Hz) Clearing Time (s) Alarm Name 
< 57.0 0.16 1547 frequency critical low 
59.8 > freq > 57 1.67 1547 frequency low droop 
Table 28.  Trip times for underfrequency trip time test 
Alarm Name Frequency 
Settinga 
(Hz) 
Clearing 
Time 
Settinga (s) 
Tripped?b Ftrip
(Hz) 
Ttripc
(s) 
1547 frequency critical low 57 0.16 3 57 (See note) 
1547 frequency low droop 59.8 1.67 3 59.8 0.32+0.08 
a Actual voltage threshold and trip time setting differ from values in test plan (test procedure) to accommodate 
NPS test setup capability. 
b 3 indicates that the DER Switch disconnected and the event was displayed on the Engineering HMI. 
c The first number is the DSP processing time and the second number is the CB disconnection time. 
Note: We were not able to tell the time response from the scope plot.  However, the switch 
disconnected immediately during underfrequency events. 
Table 29.  Over- and underfrequency test results summary (test performed at NREL) 
Trip  
 
Time (ms)
6
.6
283.1
302.4
91.7
Run 
Magnitude  
(Hz) 
Magnitude  
(Hz) 
Nominal 
Time (s) Time (ms) Run
Magnitude  
(Hz)
Magnitude  
(Hz) 
Nominal
Time (s)
1 60.5 294.4 1 56.98 297.
2 60.5 277.4 2 56.98 304
3 60.5 279.6 3 56.98 
4 60.48 280.2 4 56.98 
5 60.51 277.3 5 56.98 2
Nominal  Trip  Nominal 
 Overfrequency Underfrequency 
Average 60.498 281.78 Average 56.98 29
60.5 160 ms 57 160 ms
5.88
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Underfrequency order of 600 ms.  
This result initiated further investigation efforts.  The switch was applied with a large frequency step 
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 Table 30.  Synchronization Test 
Synchronization 
Windowa (Vrms or Hz) 
Synchronization 
Parameter 
Synchronization 
Magnitude (VAC,LN) 
Synchronized?b
Voltage Synchronization 
Grid voltage 262 3 20 
DG voltage 245  
Frequency Synchronization 
Grid voltage 278 X 20 
DG voltage 246  
0.3 Grid frequency 60 3 
61  
 DG frequency 60  
Grid frequency 60 X 0.3 
DG frequency 
a 
 step was included to check out this function.  To do this, the phase synchronization 
window was adjusted.  The control code instantaneously calculates the synchronization function.  If 
Figure 28 summarizes the results for all test runs done at NREL.  The box in the graph is defined by 
the acceptable slip frequency (x-axis) and voltage differential (y-axis) ranges.  The +’s (cross) 
indicate proper operations and the X’s indicate failures.  A cross outside the window means the 
breaker did not close.  A cross inside the window indicates the breaker closed, as it should have, in-
phase (± 20°).  The failed test runs occurred inside the synchronization window because the breaker 
would not close even though conditions permitted it.  This can be improved by better calibration of 
the voltage sensing channels.  Each test run was performed for three minutes or until the breaker 
closed.  Thus, for the failed test runs, acceptable closing conditions were applied to the controller for 
three minutes for which no breaker close operation occurred.   
Actual voltage or frequency synchronization magnitude settings for NPS tests differ from values specified in 
IEEE1547 to accommodate test setup capability.  Actual IEEE1547 values were used for NREL tests.
b 3 indicates that the DER switch connected.  X indicates that the DER Switch did not connect. 
Since the test setup at NPS was not sophisticated enough to test phase synchronization, the following 
additional
the voltage and frequency are within the set window, this calculated synchronization function will 
display a constant number until the voltages are in phase, when the calculated synchronization 
function changes.  When the phase synchronization window is small, the calculated synchronization 
function stays at this particular number for only a short time.  When the phase synchronization 
window is bigger, the calculated synchronization function stays at this particular number longer. 
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 Figure 28.  Synchronization tests summary 
The synchronization functionality that has been programmed in the DER Switch controller meets the
requirement of IEEE 1547.  The test results indicate that improving voltage accuracy can enable the 
switch to meet certification requirements. 
3.4.3.5 Reverse power tests 
 
The reverse power function was tested for the magnitude and time responses.  Tests were performed 
to verify the accuracy of the reverse power magnitude and time delay setting of the DER Switch.  The 
results are summarized in Table 31. 
The user of this switch needs to be aware of several settings that are related to this function.  Since 
two current sensors are available, the user can define whether the reverse power is observed at the 
switch local CTs or remote CTs.  A few features were also added to enhance this reverse power 
function (and in turn, the anti-islanding function) based on some feedback obtained from NREL.   
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Table 31.  Reverse power magnitude and time constant settings 
 Reverse Power 
Setting 
Tripped?a Ptrip or Ttrip 
(kW or ms) 
Threshold power (%, kW) -1kW 3 -1 
RMS power filter time 
constant (s) 
0.1s 3 60 
 
Instantaneous power filter 
time constant (s) 
0.05s 3 30 
 
a 3 indicates that the DER Switch disconnected and the event was displayed on the Engineering HMI. 
The user will now be able to select the threshold sign of the power comparison, i.e., if the measured 
power needs to be larger or less than the power threshold setting for the event to be true.  The reverse 
power function is also enabled only after a time delay.  With this function disabled, it allows the 
switch to connect.  This time delay is also user adjustable.  Overall, the test results showed that the 
reverse power requirements can be met by the DER Switch. 
3.4.3.6 Unintentional islanding tests 
The simplified version of this test was done at NPS to check the functionality of the unintentional 
islanding feature of the control code.  Results of the NPS test are listed in Table 32.  NPS does not 
have the required load to perform this test.  Secondary injection methods were used to conduct a more 
detailed test of IEEE 1547 unintentional islanding at NREL.  The DER Switch was tested with a 
simulated generator and grid simulator test setup. 
Table 32.  Anti-islanding magnitude and time constant settings and test results 
 Anti-Islanding 
Settings 
Tripped?a T b (ms) trip
Instantaneous power thre 3  shold (kW) -5 kW 
RMS power threshold (kW) -1 kW 3  
s) 0.2 s 3 133 + 80 
Instantaneous power filter time constant (s) 0.01 s 3 17.5 + 80 
Filtered total power filter time constant (s) 0.1 s 3 83 + 80 
Filtered phase power filter time constant (
a √ indicates that the DER Switch disconnected and the event was displayed on the Engineering HMI. 
t nu ng time and the second number is the CB disconnection time. 
 were controlled in a manner that precisely replicated line power 
flow conditions.  The anti-islanding function was set to 5kW.  Equivalent 6.4-kW pre-island export 
e 
 
b The firs mber is the DSP processi
Table 33 uses the 0.1 second filter time constant to summarize the trip time results of the anti-
islanding test done at NREL.  This test was done with secondary voltage and current injection.  The 
magnitude and phase of these signals
power conditions were simulated and subsequently step-changed to 0.55 kW post-island power.  Th
switch responded as expected and the test results confirm the functionality programmed in the DER
Switch controller. 
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T  
0.0945
0.096
4 0.0954
0.097
land
able 33.  Anti-islanding trip time results (test performed at NREL)
Trial #
Anti Is
Trip time (
ing tests
sec)
1 0.093
2
3
5  
3.4.3.7 Reconnect following abnormal condition disconnect tests 
ich 
e 
tora timer” were set to the seconds range.  This allowed the 
 be connection/disconnection transitions.  The restoration 
 
as 
 event was cleared, the test timer was started, and 
the tim e first 
synchroniz
nnection timer is set to zero.  Similar met  che nnection t t in 
s case the restoration timer is set to zero and s sta e even    
ction ti  interruption check  
c nse Des se 
The purpose of these tests is to verify the functionality of the DER Switch reconnect timer, wh
delays the reconnection of the switch after a restoration or disconnection.  IEEE 1547 requires that th
switch does not reconnect immediately after any abnormal grid condition.  Two caveats are that there 
should be a minimum programmable delay time after the switch opens in response to an event on the 
grid and an additional minimum programmable delay between when the grid returns to normal and 
when the switch is permitted to close. 
The “res tion timer” and “disconnection 
tester to more aware of the timing of the 
timer is the time delay that starts after the event is cleared; the disconnection timer is the time delay
that starts after an event occurred.   
Table 34 indicates the response of the switch to each test to check out the restoration and 
disconnection timers.  To check the restoration timer, an event was introduced while the switch w
closed.  This caused the switch to disconnect.  The
e measurement was compared to the value specified.  The switch should connect at th
ation after the restoration time passed.  During this test, the user needs to ensure the 
disco
thi
hods were used to
 the test timer wa
ck the disco
rted when th
imer, bu
t occurred.
Table 34.  Reconne me and out
Function tested for Swit h respo ired respon
Restoration timer Switch nected after timer 
e
 recon
expir s 
3 
Disconnection timer Switch reconnected after timer 3 
expires 
Reconnect interruption Ceased to connect 
Reconnection after reconnect 
interruption 
Timer reset and switch reconnected 3 
3 
Additional tests were carried out to verify the reconnection capability of the switch.  An event was 
introduced while the restoration or disconnection timer was still counting.  Thus, the switch did not 
connect.  The event was then cleared and the timer was reset and the switch reconnected after the 
timer expired. 
This feature was also checked at NREL.  Table 35 lists a more detailed time response of the switch.  
The switch was first tested for the open phase function.  The test setup was energized and the switch 
disconnected when one phase was de-energized.  After the switch disconnected, the single phase was 
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re-energized reaker tripped 
and reconnected properly on each of the five runs.  The trip times shown in Table 35 indicate the time 
to disconnect after a simulated loss of phase and the time to reconnect after normal conditions are 
restored.  The test results indicate that the DER Switch successfully met the requirements for 
reconnection after an abnormal event. 
Table 35.  Open phase disconnect and reclose test results 
on Restoration (sec)
1 5.095
Open Phase and Reconnect Tests
to conditions that allowed synchronization and the switch to close.  The b
T L # Open Phase Trip Time (sec) Reclose Time up
0.255
RIA
2 0.247 5.1
3 0.257 5.104
4 0.254 5.23
5 0.256 5.097  
3.4.4 Power Quality Test 
3.4.4.1 CBEMA tests 
The DER Switch can rapidly disconnect the grid from the DG terminals if the switch senses any 
power quality disturbance according to the ITIC/CBEMA curve.  A few tests were performed to 
verify that the switch response as expected, which is to disconnect the grid and DG terminals, when a 
ed to meet 
n 
CBEMA power quality event occurs.  The magnitude and time response were also confirm
the specified values. 
The power quality function in the switch controller is represented by five magnitude and time 
response settings that can be adjusted by the user via the Engineering HMI.  These settings are show
in colored lines in Figure 29; the corresponding setting labels are defined in the controller.   
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Figure 29.  CBEMA curve specification defined in controller 
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A simplified method was carried out to test the CBEMA settings.  Actual values that approximate the 
CBEMA curve were tested at NREL, and results are illustrated in Figure 32.  From the initial 
observation, the switch managed to respond to the specified interruption voltage within the specified 
time setting.  The time response, however, was limited by the CB disconnection timer.  Results are 
listed in Table 36. 
 
Figure 30.  Response to CBEMA (CBEMA voltage #1) 
Table 36.  Switch response to interruption voltage according to ITIC-CBEMA curve 
Alarm namea Interruption 
voltage 
(% of nominal) 
Filter time 
constant 
 
Tripped?b Ttripc 
CBEMA voltage #1 90 0.01 ms √ 8.5 + 80 ms 
CBEMA voltage #2 105 0.01 ms √ 40 + 80 ms 
(see note) 
CBEMA voltage #3 90 0.2 s √ 0.14 + 0.08 s 
CBEMA voltage #4 105 0.5 s √ 0.22 + 0.08 s 
CBEMA voltage #5 90 10 s √ 9 + 0.08 s 
a Refer updated DER Switch Control Requirement document for the definition of the various CBEMA voltage 
functions. 
b √ indicates that the DER switch disconnected and the event was displayed on the Engineering HMI. 
c The first number is the DSP processing time and the second number is the CB disconnection time. 
Note: The software has been updated to better respond to instantaneous events.  However, the 
CBEMA tests were not repeated after the software change at NPS.  This was checked during CBEMA 
testing at NREL. 
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Figure 30 shows th ettings of 90% 
and 0.01 ms, respectively.  The response was observed within a half cycle.  Figure 31 shows the 
e switch response to CBEMA voltage #1, with voltage and time s
switch response to CBEMA voltage #5, with voltage and time settings of 105% and 0.5 ms, 
respectively.  The response was observed at 0.3 ms. 
 
Figure 31.  Response to CBEMA (CBEMA voltage #5) 
A graph of the CBEMA curve with the test data overlaid is shown in Figure 32.  The results include 
the three-phase and single-phase responses.  The blue line represents the CBEMA curve, purple dots 
represent the actual m MI, and the three 
other marker types i .  Most of the test 
points responded within the vicinity of the specified magnitude and time settings.  However, a few 
respon were 
done t ion 
nding requ f om the PLL use contro l rithm 
lay, n dea balanced th ltage
responded cleanly to the e ing the fastest reactions designed into the 
algorithm. 
ed, reaker opening mechanical lim ation) prevente m 
 with t rve.  On erage, the break ld fully di
the ost severe transie
agnitude and time settings specified in the Engineering H
ndicate the response of the switch to the magnitude change
ses, as noted by the ovals on the plot, were slower than expected.  Additional simulations 
o investigate this behavior.  Response to very fast (subcycle), single-phase voltage fluctuat
is a very dema
caused a reaction de
irement.  DQ trans
 especially whe
 three-pha
ormation fr
ling with un
 test, permitt
d in the 
ree-phase vo
l a go
s.  The PLL 
se voltag
As previously observ
optimally complying
 the b
he CBEMA cu
 delay (a 
av
it
er wou
d the unit fro
 sconnect no
faster than 90 ms after  m nts. 
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Figure 32.  CBEMA curve test performed at NREL 
The test result showed that a three-phase response setting can be programmed to meet the CBEMA 
voltage curve characteristics.  However, the same setting can be less sensitive for the single-phase 
CBEMA event.  Further study is suggested to obtain the high-speed response required to meet the
CBEMA on a single-phase basis. 
3.5 Test Summary 
This section provides the status of each test and issues encountered that still need to be improved for 
future certification. Table 37 is a summary of the DER Switch tests.  If the test results had deviatio
on the order of 2.5%, a  symbol is used to indicate highly satisfactory prototype tests.  Test result
with deviations 
s 
on the order of 25% are indicated by the satisfactory ; test results with deviations 
greater than 25% are shown by the unsatisfactory .  N/A indicates the information was not 
applicable for this test.  Many prototype time responses were unsatisfactory, mainly because of 
compensation errors that can be easily corrected with some additional effort.   
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Table 37.  DER Switch test status and summary 
Tests  Status Improvements for future 
certification 
Relay function test: Detect 
/ Trip 
Magnitude 
response 
Time 
response 
 
Overvoltage (59) 
Undervoltage (27)  
 
 
 
 
 
 
• Voltage sensor calibration 
• Incorporating switch opening 
delay in time setting 
Overfrequency (81O) 
Underfrequency (81U)  
 
 
 
 
 
 
• Compensation for delay in 
PLL frequency 
measurements 
• Incorporating switch opening 
delay in time setting 
Phase sequence (46) 
tests 
 N/A N/A  
Instantaneous (50) 
Time overcurrent (51)  
 
     
 
 
 
 
• Incorporating switch opening 
delay in time setting 
Set and digital event 
trip test 
 N/A N/A  
IEEE 1547 function 
test: 
    
Overvoltage tests  
 
 
 
 
 Undervoltage tests 
• Voltage sensor calibration 
• Incorporating switch opening 
delay in time setting 
Overfrequency tests 
Underfrequency tests 
   
   
• Compensation for delay in 
PLL frequency 
measurements 
• Incorporating switch op
delay in time setting 
Synchronization tests 
ening 
N/A • Voltage s  ensor calibration 
Reverse power tests    • Incorporating switch opening 
delay in time setting 
Unintentional islanding 
tests 
   • Incorporating switch opening 
delay in time setting 
Open phase tests  N/A N/A  
Reconnect following 
abnormal disconnect 
 N/A   
 71
Tests  Status Improvements for future 
certification 
Relay function test: Detect 
/ Trip 
Magnitude 
response 
Time 
response 
 
tests 
Power quality test:     
CBEMA tests 
3 Phase 
 
1 Phase 
 
 
 
 
 
 
 
 
• Unbalanced and single-
g 
tting 
phase power quality 
measurement 
• Incorporating switch openin
delay in time se
3.5.1 Improvements 
The tests carried out on the DER Switch at NPS and NREL were intend esults 
m Overall, testing at  NREL went well.  NPS was able to improve 
th itch ba d on the lts and back from both parties.  It was also 
v pful to obtain inputs from NREL, which has extensive experience testing interconnection 
s ns. 
T d are th gnitude sponse that had some erro ponse 
that needs to include the typical switch opening delay.   
T arison between the NPS and NREL test results for IEEE 1547 voltage tests showed that the 
perc sults va   NPS realizes that the tests performed at its test facility did not 
u vel as spe ified by IEEE 1547; the tes perform d at NREL reflect the actual 
e vels that may have larger delta deviations from nominal, and may have caused larger 
m o, a few points in the sensor-control r chai  
the uce these errors.  Th libration se ings used in the t 
d itch controller.  This ca bration effort quire
front, and a more detailed calibration process will be incorporated into ioning in 
the 
Addit  also be given to automatic calibration proce R Switch.  
O e due to e fixed poi rithmetic and the limi ital signal 
resolution in the controller.  Efforts to reduce errors can be explored  
time response, the concept of including the typical switch opening de  
snaplogs will be taken in cases where errors were seen between the pre imes in 
f .  NSP, however, did ot tackle th  und
processor is running out of memory.  Optimization of the controller code and elimination of some of 
t  are not d ed important will mitigate the lim
considerations are required to properly address these concerns.  Anothe luded 
to enh is the SmartView HMI software.  Its custom
m er to u e and control.  The Engine ing HM
w  helpful, but it contains a lot of information that most users wi rating 
S or the DER Switch pr  would be ely simple and significantly enhance 
user friendliness. 
ed to verify that the r
atched the design goals.  
e performance of the sw
ery hel
NPS and
 test resuse  feed
ystems and applicatio
wo major lessons learne e ma re r, and trip time res
he comp
ent error of those re
se the actual event le
vent le
ried.
c ts e
easurement errors.  Als
measurements and red
le
tt
n can be looked at to fine tune
DER Switch reflece ca
efault levels in the sw li  re s additional time invested up-
 the system’s commiss
future.   
ional thought should
ther sources of error ar
dures for the DE
ted analog to digth nt a
in future projects.  As for the trip
lay is not complicated.  Detailed
dicted and actual trip t
uture tests and analyzed n is task er this project since the code 
he control aspects that eem itation of code memory.  More 
r feature that can be inc
ance this application 
ake the DER Switch easi
as very
izable user interface would 
I that came with the package 
ll not require.  Incorpo
s er
martView support f oduct  relativ
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In summary, the prototype DER Switch accomplished its most critical objectives and moves DER 
technology in the right direction.  All the feedback obtained from the test results performed at NSP 
and NREL provided valuable information to improve the functionality of the DER switch.  With the 
lessons learned from this prototype DER Switch, a next generation DER Switch with CB, SCR, or 
IGBT technology is possible. 
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4 Conclusions and Recommendations 
The DER Switch program surveyed a range of requirements for grid interconnecting DG equipment.  
This led to the design of a DG technology-neutral grid interconnection device that is not integrated 
into the DER package.  The resulting DER Switch design is technology neutral and can be used with 
inverter and machine DG units.  The DER Switch can be used in a wide range of applications as 
described in section 2.1.  The specification of the DER Switch was based on past NPS project 
experience.  Such a switch is cost effective in low-voltage applications at a current rating higher than 
200 A.  Preliminary designs were made for electromechanical and semiconductor-based DER 
Switches.   A semiconductor-based switch costs more than an electromechanical one, but it makes it 
possible to meet requirements for fast disconnection and power quality requirements such as 
CBEMA.  The prototype DER Switch was constructed with CB technology to keep the prototype cost 
low.  A detailed test program at NPS and NREL has been completed to verify the protective relay 
functions and IEEE 1547 functions implemented in the switch controller.  The test results indicate a 
successful system and control architecture for the DER Switch.  Testing showed that stronger focus 
should be placed on calibration procedures and methods to improve measurement accuracy and 
tolerance levels for the DER Switch to meet utility-grade relay standards.  The DER Switch shows all 
the characteristics necessary to meet the IEEE 1547 standards and improved accuracy in 
measurements will help meet the target of a certifiable DER Switch.  Further testing will enable 
detailed analysis of response of the switch to single-phase events.  This will also be used to resolve 
the differences between the NPS and NREL test results. 
The complete control of the DER Switch is implemented in a single DSP package.  The DSP activates 
switch operation, performs protective relaying functions, and is compatible with the SmartView HMI 
software for enterprise energy management.  The integration of all these functions into a single DSP 
helps achieve the reduction in equipment target as set out in the program goals.  The use of standard 
commercially available components for the design and use of components well within the ratings 
margin helps achieve the reliability goals for the switch.  More detailed tests and analysis would be 
required to obtain the exact reliability characteristics of the DER Switch.  The decoupling of the 
interconnection switch from the DG equipment allows for fast repair; the only limitation is that of 
spares availability.  The ability to identify unintentional islanding situations quickly and reliably and 
to resynchronize was demonstrated during the test program.  The present HMI implemented in the 
DER Switch is an engineering interface that provides full flexibility in making changes to settings.  
This also allows easy testing and data collection from the prototype DER Switch.  Conversion of this 
engineering HMI to the SmartView HMI will provide a complete enterprise energy management 
interface. 
4.1 Recommendations 
The main goal has been to design a flexible utility interconnection device for DG applications.  
Studies conducted during the DER Switch program indicate unique advantages for a grid 
interconnection device that uses semiconductor-based switches, especially for use in network grids.  
Such a high-speed switch can also be used to meet higher power quality goals for loads connected to 
DG sources.   
Further testing of the DER Switch can be used to verify the ability to detect and trip a wider range of 
grid events.  Particular attention needs to be focused on refining the control algorithms used to meet 
the CBEMA curve requirements while minimizing nuisance trips.   
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The uracy of the relay functions can be improved by using more d acc etailed calibration processes to 
uld 
compensate for sensor errors.  Additional thought should also be given to automatic calibration 
procedures for the DER Switch.  A floating point DSP platform can help mitigate some of the loss of 
accuracy related to fixed-point conversions.  The floating point DSP platforms can be used to 
integrate more advanced control and protection algorithms.  The mechanical layout of the switch 
should be optimized for building a more compact switch.  Future versions of the DER Switch sho
also focus on cost reduction to make the technology competitive for a wider range of applications. 
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6 Glossary 
Table 38.  Acronyms and their definitions 
Acronym Definition 
BIL basic insulation level 
current transformer 
facturers’ Association 
DSP digital signal processor 
IEEE Institute of Electrical and Electronics Engineers 
ed thyristor 
nected to the EPS 
NREL National Renewable Energy Laboratory 
y Research (Program) 
PLL phase locked loop 
PT potential (voltage) transformer 
PWM pulse width modulation 
RTU remote terminal unit 
SCADA supervisory control and data acquisition 
SCR silicon-controlled rectifiier 
SmartView® NPS SCADA System 
UPS uninterrupted power supply 
X/R inductive impedance to resistance ratio 
 
SmartView® is a trademark of Northern Power Systems. 
A/D analog to digital  
ASCB analog signal conditioning board 
CB circuit breaker 
CEC California Energy Commission 
CT 
CBEMA Computer and Business Equipment Manu
DER Distributed Energy Resource 
DERTF Distributed Energy Resource Test Facility 
DG distributed generation/distributed generator 
EMI electromagnetic interference 
EPS electric power system 
HMI human machine interface 
IGBT integrated gate bipolar transistor 
IGCT integrated gate commutat
ISR interrupt service routine 
ITIC Information Technology Industry Council 
MTTF mean time to failure 
MTTR mean time to repair 
Microgrid collection of DG aggregated and intercon
NPS Northern Power Systems 
O&M operations and maintenance 
PIER Public Interest Energ
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Appendix A — Specification Summary of the DER Switch 
The following appendix summarizes DER Switch specifications.  The DER Switch system has the 
eatures: 
 High-speed g
 Integrated sw
 Integrated pr  
Integrated an e power 
tegrated po
Backup trip o
iti
ifications 
General Spe
following f
 rid disconnection 
 itchgear control 
 otective relaying
 ti-islanding function using revers
 In wer quality and monitoring functions 
 f input CB 
 Switch pos on indicator 
Table 39.  Spec
cifications 
Ambient temperature −20º to 50ºC 
Enclosure typ NEMA 12 
Humidity Non-condensing 
Enclosure dim H x W x D ~ 1.8 x 1.2 x 0.4 m 
Weight g 
Cooling meth Natural/forced air 
rget efficie
connect d t 
Compliant to 547 (Interconnection) 
 IEEE Std C62.41.2-2002, IEEE Std 
2002 (Voltage surge) 
 IEEE C37.90.2 (EMI) 
 UL 1741, UL 508A (Safety standard) 
e 
ensions  
~ 300 k
od 
Ta
Dis
ncy > 98% 
Visible lockable disconnecevice 
 the following standards: IEEE 1
C37.90.1-
Table 40.  Utility interconnect specifications 
Utility Interconnect Specifications  
Nominal Outp 480 Vrms ut voltage 
Output voltag −15% 
Frequency ra  65 Hz 
Output configuration 3/4 wire 
0 Arms 
Surge output current 400 Arms for 10s 
e range +10, 
nge 45 to
Rated output current 20
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Utility Interconnect Specifications  
Target switching speed IGBT DER Switch < 2 ms (including 
detection and clearing time for high speed 
CB DER Switch < 100 ms (including 
detection and clearing time for high speed 
events) 
events) 
Table 41.  Control functions 
Control Functions 
Under/overvoltage 27/59, including the 27R and 59N functions, 
and IEEE 1547 voltage function 
Overcurrent  50/51, instantaneous and time coordinated; 
with residual current option (50G) 
Frequency 1U, and IEEE 1547 frequency function 
Phase sequence Missing phases, rotation, loss of control 
synchronization 
nd per phase directional 
m check  1547 compliant function 
em
ent 
e 
nce 
wer, 
d 
81O, 8
Reverse power Three phase a
power 
Synchronis 25, including IEEE
Anti-islanding Using local/r ote reverse power 
measurem
IEEE 1547Reconnection 
DC injection 
 complianc
IEEE 1547 complia
Harmonics 
Voltage power qualit
IEEE 1547 compliance 
ITIC/CBEMA, SEMIF47 y  
System monitoring  SmartView-based voltage, current, po
reactive power, harmonic distortion, an
other functions 
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Appe witch Photos 
The following are photos of the prototype DER Switch: 
ndix B — Prototype DER S
 
Figure 33.  DER Switch controller 
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 Figure 34.  A look in er is on upper left) 
 
side the DER Switch unit (controll
 82
AT A GLANCE...
Northern’s SmartView™
software offers customers
fleet-level and local 
monitoring, flexible 
graphical interface 
connectivity, real-time 
data acquisition, web 
access and many other 
key features.
www.northernpower.com
SmartView™ 
A Powerful Standards-Based Generation Asset Management Solution
OVERVIEW
Northern Power System's SmartView SCADA solu-
tion is a system of hardware and software that pro-
vides the capability to monitor and control geo-
graphically distributed assets from anywhere in the
world. SmartView specializes in aggregating data
from many sources and providing access to that
data in a flexible, standards-based way.
Features
• Fleet-level and local monitoring of 
geographically distributed assets
• Flexible graphical interface connectivity 
including Web browser
• Real-time data acquisition
using the OPC 
Data Access standard
• Historical data, alarms and
events, and trending using
the ODBC standard
• Execution of supervisory
control using dual-phase
commit
• Automated alarm report-
ing via email and pager
• Automated data reporting
Benefits
• Convenient and cost-effective remote access
• Easy to use
• Flexible communications options
• Predictive, preventative maintenance
• Early indication of problems for rapid
response
• Secure and safe remote operation
• Enhances system performance
• Reduces cost to maintain and operate 
distributed/remote assets
Technical Description
Appendix C — SmartView® Documentation 
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System Architecture
The SmartView SCADA system is made up of up to four products,
depending on the needs of the application. Each site is equipped with a
Remote Terminal Unit (RTU), which is the hardware platform designed
for the needs of a particular application. It can be anything from an
embedded single-board computer to an industrial site computer.
SmartView Site Manager runs on the RTU, and is connected directly
to the I/O devices. Site Manager collects data continuously and stores
it locally in a database. If a local human-machine interface is required,
SmartView HMI can be installed to locally view real time, alarm, trend,
event, and historical data for the site.
The centralized Gateway resides at Northern Power Systems, and
runs the SmartView Web application, which collects the data and pres-
ents it to the User with a browser-based HMI. Using the Internet or a
modem, the RTU at each remote site connects to the centralized
Gateway and updates the Gateway database with Tag Reports on a
periodic basis, or with Event Reports on a report-by-exception basis.
If a customer has more than one site, SmartView fleet Manager pres-
ents summary information for all sites in the fleet, or for a group of
sites specific to a user.The user can drill down to a particular site to
view real-time data (updated as fast as possible over its data connec-
tion), acknowledge alarms, perform a trend study, reset a fault, or even
change a set point, securely and reliably.
Flexible
The architecture of SmartView was designed to permit maximum flex-
ibility.This means that a Remote Terminal Unit (RTU) running
SmartView Site Manager can communicate with virtually any control
or sensing device using a standard field bus.Whether it's an engine
controller, a power meter, or a PLC, SmartView communicates with
the device by using an OPC Server, which converts that protocol into
a common software language. Once the data has been written to the
database, any ODBC-compliant application can access that data.
Versatile
SmartView was designed from the start to accommodate a wide vari-
ety of users, from plant operators to fleet managers. Local screens
2
SmartView system architecture
84
with real-time data, alarms, and trends provide the Production user
with the information needed to make critical decisions.At the same
time, summary data is collected by the remote RTUs at the individual
remote sites and passed to the Gateway to provide the Enterprise
user with performance data reports for management decisions. Users
can monitor the performance of a remote system through the
SmartView Web website, with multiple password-protected levels of
access.The versatility of SmartView assures that any information in a
system can be made available to any authorized user, no matter where
they are.
COMMUNICATIONS
OPC
Data is brought into SmartView Site Manager using an OPC Server.An
OPC Server can support different market segments by adding soft-
ware drivers to support a wide variety of field bus protocols including:
• Modbus Serial
• Modbus RTU
• Modbus Open
• AutomationDirect K Sequence
• AllenBradley Ethernet
• GE Fanuc SNP
• BACnet
• Many more
3
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Any of these drivers could be used, even simultaneously, to bring data
into the SmartView system.
ODBC
Real-time data, trends, historic data, events and alarms are stored in an
ODBC-compliant SQL database.This data can then be accessed and
displayed using the SmartView application suite, or by any commercial
HMI application that supports ODBC standards, without concern for
proprietary formatting.
THE HUMAN MACHINE INTERFACE (HMI)
With its standards-based architecture, there is a great deal of flexibility
in how data is displayed with the SmartView system.
Local Interface
In many cases, the customer will want HMI capability to view site sys-
tem data locally. For example, an on-site generation customer can con-
nect the SmartView RTU directly to the LAN in the building for local
data access. In this case, SmartView HMI can be run from the
SmartView RTU, or on a PC connected to the LAN anywhere in the
facility.The SmartView RTU can also be accessed across the LAN by
third party HMI packages that support ODBC data standards, to allow
integration of the SmartView data into an existing system. Northern
can provide whatever local HMI solution meets the needs of the customer.
Gateway Access
A key advantage of SmartView over other SCADA packages is that it
Fleet Summary — web browser HMI.
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specializes in monitoring fleets of remote power systems. Since data is
aggregated in the gateway, the User can view summary information
about their Fleet by connecting to the gateway via SmartView Web, or
connect directly to a particular site.
Here is one typical scenario of how SmartView can be used.
A user browses to the SmartView Web website, and logs into the sys-
tem. Pending authorized access, they are directed to a graphical page
that displays summary information about their fleet, such as a map
with an overlay of user sites. From there, the user can browse to the
Fleet Summary page, where they can filter their fleet data in logical
groupings, called Collections. For example, they may want to view only
their wind farms, or only the sites in a particular state.
When a user wants to drill down on a particular site, the SmartView
Fleet Manager at the Gateway and Site Manager at that site RTU
establish a connection that enables the HMI application to be updated
continually, as fast as the connection permits.This could be directly
over the Internet, or through a modem connection to an ISP, or
directly to the RAS Server at Northern.
CONTROL
SmartView is capable of executing supervisory control functions, such
as commanding a generator on or off, resetting a fault condition, or
acknowledging an alarm. Control is executed in a highly secure two-
phase procedure, called Arm and Operate. In this procedure, a particu-
lar tag is first locked or armed for operation for a defined period of
time, pending authorization. Once the arm has been issued to the
client, the client can either execute the write (operate) or cancel. If
Cogen Plant: Overview - local HMI access
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for some reason the client does neither, the arm will time out and
release. If the operate is successful, a confirmation message is returned
to the client.
The Arm and Operate procedure insures:
• Only authorized access for control
• Two clients cannot simultaneously control the same thing
• The same client who completed the arm must perform the
operation
• A lost connection will not result in a vulnerable control tag
These are essential qualities of a reliable SCADA system.
ALARMS AND EVENTS
Alarms and Events are defined in the RTU, and are triggered using any
expression supported by SQL, including arithmetic expressions and
many common functions.The expression can be a boolean or digital
expression that evaluates to true or false, or by a numeric or analog
expression that evaluates to a value, setpoint or limit. If that expres-
sion changes from one scan to the next, a record is stored in the
Event Table on the RTU. All alarms are events but not all events are
alarms.
Alarms are managed by the Alarm Page, a dedicated table in the
SmartView Site Manager database on the RTU where each record cor-
responds to one active alarm.Time stamps are recorded when an
Alarm occurs, is cleared, and when it is acknowledged.The SmartView
HMI can display this table directly to inform the user of the alarm sta-
6
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tus of the site.The SmartView Site Manager can also generate an
automatic service call via pager or email notification.
When any event, alarm or otherwise, changes state, an event report
can automatically be generated from the SmartView Site Manager on
the RTU to SmartView Web on the gateway. In this way, any time an
event changes or an alarm becomes active, the gateway will be updat-
ed and the alarm will be displayed to the next user to access the fleet
information via web browser from anywhere in the world. This capa-
bility is called report-by-exception which ensures the quickest notifica-
tion of changes or anomalies to the system.
TRENDS
Any tag can be configured to have a trend, which is stored in a table in
the database.The HMI can display any trend in a flexible charting tool
that has the following features:
• Multi-pen strip chart
• Two Y axis scales
• Pen color and line type assignment for each variable
• Y-axis assignment for each variable
• Drag box zoom
• Print plot
• Save settings
Tag data can also be displayed together with Event and Alarm data.
HISTORIC DATA
The flexibility of SmartView allows data to be collected and stored in
whatever configuration is necessary for the application. If local access
Wind turbine overview — local HMI access
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is important, the local database can be configured to
store multiple-time-based tables for real-time data,
maximum trending capability, as well as long-term sta-
tistical information. If data redundancy is important,
the data can be uploaded to the gateway database,
which operates on a RAID platform and insures
against data loss due to hard disk failure, on a periodic
basis. If a small, low-cost RTU is more important, an
embedded single board computer with only non-
volatile memory can be used to primarily move data
to the gateway. In short, SmartView can be configured
to meet the most demanding data and cost require-
ments.
REPORTS
Reporting is a critical function for any SCADA system.
SmartView can be configured to provide reports in a
variety of formats and mediums.A Web-based Report
can be generated as needed using the Historic Data
page. On this page, the User can define a custom data-
base query using a graphical interface, view the data in
a plot, or save the data to a file.Any desired periodic
report can be generated in SmartView and sent to a
user via email or fax, including:
• Load profile
• Energy generation summary
• Cost of energy
• Generation efficiency
• Many more
www.northernpower.com
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Appendix D — NREL Modeling and Simulation Report 
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 PSCAD Model 
 
Description 
 
The power systems modeling program PSCAD was used to model the protective functions of the 
DER Switch.  The model is defined by a simple system consisting of two paralleled generators 
connected by a breaker (see Figure 1).  The breaker, which simulates the DER switch, is 
operated by a system of logic controllers that provide trip signals or allow closing based on line 
conditions.  The parallel sources have independently controllable frequency and voltage.  These 
parameters are adjusted to simulate line fault conditions and to test the validity of the logic 
controllers.   
 
  
 
 
Figure 1.  DER Switch overall system model  
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 Figure 2 illustrates how the logic controllers work by showing the 27 and 59 functions.  All other 
logic functions are designed according to the same principles.   
 
 
 
Figure 2.  Logic controllers for under- and overvoltage trip functions 
 
An example of 88% undervoltage function is shown in the top row of logic in Figure 2.  The trip 
setting and sensed line voltage are provided to a comparator block through inputs A and B, 
respectively.  The comparator block determines whether the sensed line voltage is less than the 
setting.  If this is so, the comparator outputs a logical 1 to an “and” gate.  If the breaker is closed, 
the second input into the “and” gate is also 1.  This results in a logical 1 input to a delay timer, 
which, if the conditions persist for the set time delay, outputs a signal to trip the breaker.   
 
This logical sequence is consistent for all the relay logic controllers. 
 
Results 
 
Trials were conducted by modifying the generator settings in a manner to cause faulted 
conditions.  To test the under- and overvoltage and frequency settings, the parameter under test 
was adjusted while the breaker was closed until the setting was violated, at which time the 
breaker tripped.  Figures 3 through 8 show the results of these trials.  Each figure is similarly laid 
out.  The top graph shows the magnitude of the parameter being tested (voltage or frequency).  
The second graph is the relay pickup.  This goes from logical 0 to logical 1 when the magnitude 
of the parameter being tested exceeds the setting.  The third graph shows the trip signal, which 
goes to logical 1 after a time delay has elapsed following the setting violation.  The last graph 
shows the breaker state (52a).  When the breaker is closed, it is equal to 1 and conversely equal 
to 0 when the breaker is open.  As shown, the model operated correctly.  
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Figure 3.  88% undervoltage 
 
 
Figure 4.  50% undervoltage 
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Figure 5.  110% overvoltage 
 
 
 
 
 
Figure 6.  120% overvoltage 
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Figure 7.  60.5 Hz overfrequency 
 
 
 
Figure 8.  57 Hz underfrequency 
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The Synchronization Check function test result is shown in Figure 9.  The first graph is the phase 
A voltage waveforms for the utility (blue) and DG (green).  As shown, the breaker closes when 
the phase relationship between the voltages becomes matched.   
 
 
Figure 9.  Synchronization check 
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 The anti-islanding function is shown in Figure 10.  The breaker trips soon after the utility import 
power level setting (−5 kW) is violated.   
 
 
 
Figure 10.  Anti-islanding (via 5 kW reverse power) 
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 The reconnect after abnormal condition function is shown in Figure 11.  The breaker trips for an 
abnormally high voltage condition, and then recloses five seconds after bus conditions return to 
normal.  Breaker position is shown in the top graph.   
 
 
 
Figure 11.  Reconnect after abnormal operation 
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Flexible DER Utility Interface System 
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Acronyms 
DER Distributed Energy Resource 
DERTF Distributed Energy Resources Test Facility 
DG distributed generator 
NPS Northern Power Systems 
NREL National Renewable Energy Laboratory 
PT potential transformer 
  
  
 
 
Protective Relay Definitions 
25 synchronization check relay element 
27 under voltage relay element  
32 directional power relay element 
59 overvoltage relay element 
79 reclosing function 
81O overfrequency relay element 
81U underfrequency relay element 
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1.0 Test Overview 
 
1.1 Introduction 
 
This report summarizes the testing performed on the Northern Power Systems (NPS) 
distributed energy resource (DER) switch by the National Renewable Energy Laboratory 
(NREL).  As reported in deliverable D-2.1.17, all functional testing within the capacity of 
NPS was performed in-factory.  Tests that required more advanced and precise capabilities 
were performed at NREL’s DER Test Facility (DERTF) by NREL staff.   
 
All tests were performed under the general guidelines set forth in the standard IEEE 1547.1 
“Standard Conformance Test Procedures for Equipment Interconnecting Distributed 
Resources with Electric Power Systems.”  All protective relay functions were tested to the 
values prescribed in IEEE 1547 “Standard for Interconnecting Distributed Resources with 
Electric Power Systems.”   
 
The goals were to test the following functions: 
 
• Undervoltage (27) 
• Overvoltage (59) 
• Underfrequency (81U) 
• Overfrequency (81O) 
• Synch Check (25) 
• Directional Power (32) for reverse power and anti-islanding functions 
• Reclosing (79) 
• Power quality adherence to the CEBEMA curves 
 
1.2 Test Equipment 
 
Omicron CMA256-6 Secondary Injection Test set 
 Serial Number: GF738O 
 Calibrated: 08/04/2005 
 
Omicron CMS156 Secondary Injection Test Voltage Amplifier 
 Serial Number: LC420J 
 Calibrated: 10/11/2005 
 
Yokogawa PZ4000 Power Analyzer 
 Serial Number: 12W409170 
 Calibrated: 11/04/2003 
 
Manufacturer’s specifications and performance data for the Omicron test sets are included in 
appendix A.   
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 1.3 Test Setup 
 
The secondary injection test sets can generate voltage and current signals with precise control 
over magnitude, frequency, and phase.  The CMA256-6 has four independently controllable 
voltage sources and the CMS156 has three.  Each unit is synchronized to the others and is 
controlled by the same software via a laptop computer.  The DER switch has six voltage 
input signals; three on the utility side and three on the DG side.  The DER switch senses 
voltage via line-to-neutral connected, 2.31 ratio potential transformers (PTs).  Three of the 
CMA256 voltages were connected in wye to the distributed generator (DG) side PT 
secondaries.  Likewise, the three CMS156 voltages were connected to the utility side PT 
secondaries.   
 
To simulate the nominal 480 Vac bus conditions, a 120 Vac line to neutral was supplied by 
the test sets.  To simulate faulted conditions, PT ratio scaled perturbations around nominal 
bus conditions were applied to the PT secondaries.  By monitoring breaker status and the 
state of the voltage outputs when the breaker tripped, the performance of the DER switch 
could be evaluated.    
 
1.4 Test Data Summary 
 
The test set control software automatically collects data and generates preconfigured test 
reports.  This feature was used for the 27, 59, 81U, 81O, and 25 tests only.  The test reports 
contain a detailed breakdown of the test sequences as well as a summary of results.  
Appendix B contains the complete set of test reports.  Each test report varies slightly by its 
category of test (overvoltage, underfrequency, etc.), but the results section at the end of each 
report is fairly consistent and straightforward.   
 
At the end of each automatically generated test report, a line reads “Test State: Test Failed.”  
This line has nothing to do with an actual performance appraisal of the DER switch.  It is for 
a feature in the auto report generation software that was not used during this testing and thus 
has no meaning.   
 
Finally, the auto report generation program automatically assigns labels for each signal being 
generated by the test sets.  The following table defines the labeling convention used for all 
tests.   
Table 1.  Test report signal definitions 
Auto Test Report 
Signal Name Test set
Test set 
output
DER SW 
Input
V L1-E Va-n DG Va-n
V L2-E Vb-n DG Vb-n
V L3-E Vc-n DG Vc-n
V(2)-1 Va-n Utility Va-n
V(2)-2 Vb-n Utility Vb-n
V(2)-3 Vc-n Utility Vc-n
CMA256-6
CMS156
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2.0 Overvoltage Functions Tests 
 
Purpose:  
 
To verify the DER switch disconnects from the utility whenever abnormal line voltage 
conditions are present. 
 
Procedure: 
 
Note:  This procedure is to be performed using secondary injection methods.  Ensure the 
primary energy sources are secured for this portion of testing.   
 
Magnitude test: 
 
1. Connect the Omicron test set three-phase voltage and current outputs to the DER 
switch controller sensing inputs.  The voltage inputs shall be at the PT secondary 
level.  To ensure reverse energization of the primary bus does not occur, PT circuits 
should be disconnected from the test circuit voltages. 
2. Set (or verify) DER switch parameters to the nominal operating settings (equivalent 
to 480 VACLL, 60 Hz). Verify (in control code) the overvoltage settings are as shown 
in Table 1.  If the overvoltage settings are adjustable, set the DER switch to the 
minimum overvoltage settings. 
3. Close the DER switch. 
Table 2: Overvoltage Setpoints 
Voltage range 
(% of base voltage) 
Clearing time 
(s) 
110 < V < 120 1 
V ≥ 120 0.16 
 
4. Holding all other phase voltages constant, increase a single phase voltage to within 
5% of the trip set point. 
5. For the 110% overvoltage magnitude test, slowly raise the voltage at a rate not to 
exceed 0.025 V/s until the breaker trips.  Record this voltage. 
6. For the 120% overvoltage magnitude test, raise voltage at a rate not to exceed 0.15 
V/s until the breaker trips.  Record this voltage. 
7. Repeat steps 3−6 four times, for a total of five tests. 
 
Time test: 
 
8. Reset parameters to nominal operating conditions again (480 VACLL, 60 Hz). 
9. Raise a phase voltage level to within 10% of the trip point and wait at least twice the 
minimum clearing time for the magnitude being tested. 
10. Step change the voltage magnitude to a value 10% greater than the magnitude being 
tested. 
11. Record the trip time. 
12. Repeat steps 8-12 four times, for a total of five tests. 
13. Repeat steps 8-13 for both overvoltage thresholds for each phase and all three phases. 
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 Results: 
Table 3.  Overvoltage test results summary 
Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (ms)
1 134.1 1.079 1 146.4 90
2 134 1.085 2 142.3 91.1
3 133.7 1.083 3 144.2 92.2
4 132.4 1.082 4 144.2 90.1
5 133.8 1.083 5 146.3 92.3
Average 133.6 1.0824 Average 144.68 91.14
Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (ms)
1 134.5 1.098 1 142.3 161.2
2  1.097 2 143 168.7
3 134.5 1.085 3 143.6 165.9
4 134.5 1.083 4 146.4 166.3
5 134.6 1.084 5 146.4 167.5
Average 134.525 1.0894 Average 144.34 165.92
Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (ms)
1 138.5 1.096 1 148.4 194.2
2 133.2 1.1 2 150.3 184.3
3 134.3 1.085 3 149.4 110.2
4  1.081 4 146.4 172.2
5 134.2 1.099 5 146.3 93.9
Average 135.05 1.0922 Average 148.16 150.96
Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (ms)
1 132 1.095 1 144.5 144.4
2 131.9 1.086 2 150.8 150.3
3 132.3 1.099 3 146.9 150.8
4 133.6 1.099 4 149.3 165.6
5 137.2 1.102 5 151.1 184.8
Average 133.4 1.0962 Average 148.52 159.18
160 ms
160 ms
144
144 160 ms
160 ms
1 s
1 s132
132
132
132
B phase 110% overvoltage
C phase 110% overvoltage
Three phase 120% overvoltage
A phase 120% overvoltage
B phase 120% overvoltage
C phase 120% overvoltage
1 s
1 s
144
144
Three phase 110% overvoltage
A phase 110% overvoltage
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3.0 Undervoltage Test 
 
Purpose:  
 
To verify the DER switch disconnects from the utility whenever abnormal line voltage 
conditions are present. 
 
Procedure: 
 
Note:  Secondary injection methods are to be used to perform this procedure.  Ensure the 
primary energy sources are secured for this portion of testing.   
 
Magnitude test: 
 
14. Connect the Omicron test set three-phase voltage and current outputs to the DER 
switch controller sensing inputs.  The voltage inputs shall be at the PT secondary 
level.  To ensure the primary bus is not reverse energized, PT circuits should be 
disconnected from the test circuit voltages. 
15. Set (or verify) DER switch parameters to the nominal operating settings (equivalent 
to 480 VACLL, 60 Hz). Verify (in control code) the undervoltage settings are as shown 
in Table 2.  If the undervoltage settings are adjustable, set the DER switch to the 
minimum undervoltage settings. 
16. Close the DER switch. 
 
Table 2.  Undervoltage set points 
Voltage range 
(% of base voltage) 
Clearing time (s) 
V < 50 0.16 
50 ≤ V < 88 2 
 
17. Holding all other phase voltages constant, decrease a single phase voltage to within 
5% of the trip set point. 
18. For the 88% undervoltage magnitude test, slowly lower the voltage at a rate not to 
exceed 0.013 V/s until the beaker trips.  Record this voltage. 
19. For the 50% undervoltage magnitude test, lower voltage at a rate not to exceed 0.15 
V/s until the breaker trips.  Record this voltage. 
20. Repeat steps 15−19 four times, for a total of five tests. 
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Time test: 
 
21. Reset parameters to nominal operating conditions again (480VACLL, , 60 Hz). 
22. Lower a phase voltage level to within 10% of the trip point and wait a minimum of 
two times the minimum clearing time for the magnitude being tested. 
23. Step change the voltage magnitude to a value 10% lower than the magnitude being 
tested. 
24. Record the trip time. 
25. Repeat steps 21−23 four times, for a total of five tests. 
26. Repeat steps 21−24 for both undervoltage thresholds for each phase and all three 
phases. 
 
 
Results: 
Table 4.  Undervoltage test results summary 
Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (ms)
1 107.4 2.096 1 61.8 262.4
2 108 2.083 2 61.65 252.2
3 107.5 2.084 3 62.85 247.4
4 108.4 2.083 4 62.4 252.2
5 108.5 2.084 5 61.2 250.6
Average 107.96 2.086 Average 61.98 252.96
Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (ms)
1 103.4 2.097 1 58.35 161.1
2 104.2 2.1 2 53.55 150.9
3 104.1 2.099 3 53.25 136.3
4 104.8 2.1 4 58.65 131
5 103.9 2.101 5 54 134.3
Average 104.08 2.0994 Average 55.56 142.72
Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (ms)
1 101.3 2.095 1 52.05 261.7
2 101.3 2.102 2 52.65 252
3 101.9 2.1 3 51.45 267.5
4 99.67 2.1 4 54.3 214.7
5 101.7 2.099 5 51.45 233.5
Average 101.174 2.0992 Average 52.38 245.88
Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(V)
Trip 
Magnitude (V)
Nominal 
Time (s) Time (ms)
1 100.4 2.097 1 51.6 262.9
2 98.64 2.101 2 51.45 281.5
3 101.1 2.101 3 51.45 249.2
4 100.8 2.097 4 51.6 251.4
5 98.68 2.101 5 51.6 250.7
Average 99.924 2.0994 Average 51.54 259.14
C phase 88% undervoltage C phase 50% undervoltage
108 2 s 60 160 ms
B phase 88% undervoltage B phase 50% undervoltage
108 2 s 60 160 ms
A phase 88% undervoltage A phase 50% undervoltage
108 2 s 60 160 ms
108 2 s 60 160 ms
Three phase 88% undervoltage Three phase 50% undervoltage
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4.0 Over- and Underfrequency Test (81O/U) 
 
Purpose:  
 
To verify the DER switch disconnects from the utility whenever abnormal line frequency 
conditions are present. 
 
Magnitude test: 
 
1. Connect the Omicron test set three-phase voltage and current outputs to the DER 
switch controller sensing inputs.  The voltage inputs shall be at the PT secondary 
level.  To ensure the primary bus does not reverse energize, PT circuits should be 
disconnected from the test circuit voltages. 
2. Set operating parameters to nominal operating conditions (480 VACLL, 60 Hz). 
3. Set (or verify) DER switch parameters to the nominal operating settings (480 VACLL, 
60 Hz). Verify (in control code) the frequency settings as shown in Table 3. 
4. Close the circuit breaker. 
 
Table 5: 81O/U Setpoints 
Frequency range (Hz) Clearing time (s) 
< 57.0 0.16 
> 60.5 0.16 
  
5. Starting at 60.3 Hz, increase a single phase frequency at a rate no greater than 0.015 
Hz/sec until the breaker trips. 
6. Record the frequency when the unit trips. 
7. Restore normal operating conditions 
8. Starting at 57.2 Hz, decrease a single phase frequency at a rate no greater than 0.015 
Hz/sec until the breaker trips.  
9. Repeat steps 4−8 four times, for a total of five tests. 
10. Repeat steps 4−9 for each phase and all three phases. 
 
Time Test: 
 
11. Reset parameters to nominal operating conditions again (480 VACLL, 60 Hz). 
12. Set a phase frequency to within 1% of the trip set point and wait at least 0 
13. Record the trip time. 
14. Repeat steps 11−13 four times, for a total of five tests. 
15. Repeat steps 11−14 for each phase and all three phases for both the underfrequency 
and overfrequency set points. 
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 Results 
 
Table 6.  Under and over frequency test results summary 
Run
Nominal 
Magnitude 
(Hz)
Trip 
Magnitude 
(Hz)
Nominal 
Time (s) Time (s) Run
Nominal 
Magnitude 
(Hz)
Trip 
Magnitude 
(Hz)
Nominal 
Time (s) Time (ms)
1 60.5 294.4 1 56.98 599.4
2 60.5 277.4 2 56.98 601.1
3 60.5 279.6 3 56.98 598.4
4 60.48 280.2 4 56.98 598.2
5 60.51 277.3 5 56.98 601.5
Average 60.498 281.78 Average 56.98 599.72
 Overfrequency Underfrequency
60.5 160 ms 57 160 ms
 
 
5.0 Synchronization Check Function (25) 
 
Purpose:  
 
To ensure the DER switch accurately and reliably allows synchronization between a 
generator and the utility. 
 
Procedure: 
 
1. Connect the Omicron test set three-phase voltage and current outputs to the DER 
switch controller sensing inputs.  The voltage inputs shall be at the PT secondary 
level.  To ensure the primary bus does not reverse energize, PT circuits should be 
disconnected from the test circuit voltages. 
2. Monitor the breaker status. 
3. Provide nominal utility secondary voltage signals to the DER switch controller.   
4. Supply matching voltage, frequency, and phase angle generator secondary signals to 
the DER switch controller (480 VACLL, 60 Hz, 0° phase difference).   
5. Define a differential voltage and frequency window based on the constraints defined 
in Table 7.   
 
Table 7.  Synchronization window constraints 
Slip Frequency (Hz) Differential Voltage (% of nominal) 
± 0.1 ± 10 
 
6. Select multiple test points inside and outside of the defined synchronization window 
and supply them with the signal generators.   
7. Verify that the breaker only closes when the supplied test signals are inside the 
synchronization window and the phase difference between sources is < 20°.   
8. For test points outside the synchronization window, hold conditions for at least three 
minutes to ensure the breaker does not close.   
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 Results: 
 
The following graph summarizes the results for all test runs.  The box in the graph is defined 
by the acceptable slip frequency (x-axis) and voltage differential (y-axis) ranges.  The “+’s” 
indicate proper operations and the “X’s” indicate failure.  A “+”outside the window means 
the breaker did not close.  A cross inside the window indicates the breaker closed, as it 
should have, in-phase (± 20°).  The failed test runs occurred inside the synchronization 
window and were because the breaker would not close even though conditions permitted it.  
Each test run was performed for three minutes or until the breaker closed.  Thus, for the 
failed test runs, acceptable closing conditions were applied to the controller for three 
minutes, during which no breaker close operation occurred.   
 
 
 
Figure 1.  Synchronization tests summary 
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 6.0 Anti-Islanding (32) 
 
Purpose:  
 
To ensure the DER switch disconnect from the utility when a utility island condition is 
detected.  This function is achieved using a minimum utility-import power detection trip. 
 
Procedure: 
 
1. Connect the Omicron test set three-phase voltage and current outputs to the DER 
switch controller sensing inputs.  The voltage inputs shall be at the PT secondary 
level.  To ensure the primary bus does reverse energize, PT circuits should be 
disconnected from the test circuit voltages. 
2. Monitor the breaker status. 
3. Provide nominal utility secondary voltage signals to the DER switch controller.   
4. Close the switch. 
5. Supply current from the signal generator to the switch controller in a manner that 
simulates > 6 kW (per phase) of power being imported from the utility.  This is done 
by supplying 2.3 A to wire wrapped 10 times around the switch CTs.  This is 
equivalent to ~6.4 kW per phase of utility import power.   
6. Step change the CT secondary current so that simulated utility import power is less 
than the setting of 5 kW.  Appropriate values of current for the two levels are 
indicated in Table 8. 
 
Table 8: Pre- and Post-Island Current Levels 
Pre Island Simulated Current Level Post Island Simulated Current Level 
23A (6.4kW) 2A (0.55kW) 
 
Results: 
 
The breaker tripped on each of the five runs.  The trip times shown in Table 9 indicate the 
delay between the step change in simulated utility import power level to when the breaker 
was actually open.  All tests successfully disconnected within the required period of time, 
which is two seconds.   
Table 9.  Anti-Islanding Test Results 
Trial # Trip time (sec)
1 0.093
2 0.0945
3 0.096
4 0.0954
5 0.097
Anti Islanding tests
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 7.0 Loss of Phase (27) Disconnect and Reclosing (79) 
 
Purpose:  
 
To ensure the DER switch disconnect from the utility when a utility phase is lost.  To verify 
the switch automatically recloses back onto the utility when normal conditions are again 
established, after a programmed time delay. 
 
Procedure: 
 
1. Connect the Omicron test set three-phase voltage and current outputs to the DER 
switch controller sensing inputs.  The voltage inputs shall be at the PT secondary 
level.  To ensure reverse energization of the primary bus does not occur, PT circuits 
should be disconnected from the test circuit voltages. 
2. Monitor the breaker status. 
3. Provide nominal utility secondary voltage signals to the DER switch controller.   
4. Close the switch. 
5. Completely and simultaneously de-energize a single phase voltage on both the utility 
and DG side PTs, and measure the time until the breaker is open. 
6. After the breaker disconnects, re-energize the single phase voltages so that conditions 
are met for synchronization (constant, equal phase and magnitude). 
7. Measure the time until the breaker reconnects to the utility.  The breaker was 
programmed to recluse after five seconds of normal operations.   
 
Results: 
 
The breaker tripped and reconnected properly on each of the five runs.  The trip times shown 
in Table 10 indicate the time to disconnect following a simulated loss of phase and the time 
to reconnect after condition normalization. 
 
Table 10.  Open Phase Disconnect and Reclose Test Results 
TRIAL # Open Phase Trip Time (sec) Reclose Time upon Restoration (sec)
1 0.255 5.095
2 0.247 5.1
3 0.257 5.104
4 0.254 5.23
5 0.256 5.097
Open Phase and Reconnect Tests
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8.0 Power Quality Tests 
 
Purpose:  
 
To establish the DER switch’s level of conformance to the CBEMA curve.   
 
Procedure: 
 
1. Connect the Omicron test set three-phase voltage and current outputs to the DER 
switch controller sensing inputs.  The voltage inputs shall be at the PT secondary 
level.  To ensure the primary bus does not reverse energize, PT circuits should be 
disconnected from the test circuit voltages. 
2. Set operating parameters to nominal operating conditions (480 VACLL, 60 Hz). 
3. Close the circuit breaker. 
4. Cause simultaneous changes in phase voltages at various and reasonable magnitudes 
to cause the DER switch to trip. 
5. Record the time between the voltage transient and the breaker tripping. 
6. Plot these data points on top of the ITIC-CBEMA curve.   
 
Results: 
 
A graph of the CBEMA curve with the test data overlaid is shown in Figure 2.  The breaker 
opening delay (a mechanical limitation) prevented the unit from optimally complying with 
the CBEMA curve.  On average, the breaker would fully disconnect no faster than 90 ms 
after the most severe transients.   
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Figure 2.  Power Quality test results   
 
9.0 Breaker Mechanical Delay Determination 
 
Purpose:  
 
To determine the breaker’s delay time for tripping after a trip command is issued from the 
controller. 
 
Procedure: 
 
1. Connect the Omicron test set three-phase voltage and current outputs to the DER 
switch controller sensing inputs.  The voltage inputs shall be at the PT secondary 
level.  To ensure the primary bus does not reverse energize, PT circuits should be 
disconnected from the test circuit voltages. 
2. Set operating parameters to nominal operating conditions (480 VACLL, 60 Hz). 
3. Monitor the trip command signal from the controller by monitoring the voltage across 
relay K20. 
4. Monitor the breaker’s auxiliary contacts. 
5. Close the circuit breaker. 
6. Cause simultaneous changes in phase voltages at various and reasonable magnitudes 
to cause the DER switch to trip. 
7. Measure the time delay between the trip command from the controller and the breaker 
opening, record results. 
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Results: 
 
The results of these tests are summarized in Table 11.  The average trip delay is 86.3 ms, 
which is expected for this type of breaker.   
 
Table 11.  Breaker Disconnect Delay Determination 
Trip command 
from DSP (sec)
Breaker 
Opening 
(sec)
Trip Time (difference 
between trip command and 
actual breaker opening) 
(sec)
0.1774 0.2644 0.087
0.1678 0.2541 0.0863
0.182 0.268 0.086
0.1773 0.2631 0.0858
0.1822 0.2687 0.0865
Avg: 0.08632  
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Technical Data
CMC 256 Standard with EP Option 
Voltage generators/-amplifiers 
Setting range 4-phase ac (L-N) 4 x 0 ... 300 V (VL4(t) automatically calculated: 
VL4 = (VL1+VL2+VL3)*C or free programmable) 
3-phase ac (L-N) 3 x 0 ... 300 V 
1-phase ac (L-L) 1 x 0 ... 600 V 
dc (L-N) 4 x 0 ... ±300 V 
Power 3-phase ac (L-N) 3 x 85 VA at 85 ... 300 V 
VL4 ac (L-N) 1 x 85 VA at 85 ... 300 V 
4-phase ac (L-N) 4 x 50 VA at 75 ... 300 V 
1-phase ac (L-N) 1 x 200 VA at 100 ... 300 V typ. (1 x 150 VA at 75 ... 300 V guar.) 
1-phase ac (L-L) 1 x 200 VA at 200 ... 600 V typ. (1 x 150 VA at 150 ... 600 V guar.) 
dc (L-N) 1 x 360 W at ±300 V 
O
ut
pu
t 
Po
w
er
 [V
A
] 
200 
150 
0 
0 150 600 
1-phase ac (L-L) 
300 
1-phase ac (L-N) 
3-phase ac (L-N) 
Output Voltage [V] 
Accuracy error < 0.025 % typ. error < 0.02 % typ. 
(< 0.1 % guar.) at 30 ... 300 V (< 0.05 % guar.) at 30 ... 300 V 
Distortion (THD+N)1 < 0.015 % typ. (< 0.05 % guar.) 
Ranges 150 V / 300 V 
Resolution 5 mV / 10 mV in range 150 V / 300 V 
Connection 4mm banana sockets/amplifier combination socket (VL1,2,3+N) 
Current generators/-amplifiers 
Setting range 6-phase ac (L-N) 6 x 0 ... 12.5 A 
3-phase ac (L-N) 3 x 0 ... 25 A (Group A II B) 
1-phase ac (3L-N) 1 x 0 ... 75 A (Group A II B), 2 x 0 ... 37.5 A 
dc (3L-N) 1 x 0 ... ±35 A (Group A II B), 2 x 0 ... ±17.5 A 
Power 6-phase ac (L-N) 6 x 70 VA at 7.5 A 
3-phase ac (L-N) 3 x 140 VA at 15 A (Group A II B) 
1-phase ac (3L-N) 1 x 420 VA at 45 A (Group A II B), 2 x 210 VA at 22.5 A 
1-phase ac (L-L) 1 x 280 VA at 15 A (Group A II B), 2 x 140 VA at 7.5 A 
1-phase ac (L1A-L1B) 1 x 280 VA at 7.5 A (40 Vrms, Group A and B in series) 
dc (3L-N) 1 x 470 W at ±35 A (Group A II B), 2 x 235 W at ±17.5 A 
500 
O
ut
pu
t 
po
w
er
 [V
A
] 400 
300 
200 
100 
755010 25 
Output current [A] 
Group A and B in series 
1-phase ac (L-N) 
3-phase ac (L-N) 
1-phase ac (L-L) 
Accuracy 
Distortion (THD+N) 
Ranges 
Resolution (for respective range) 
Max. compliance voltage (L-N)/(L-L) 
Connection 
error < 0.03 % typ. (< 0.1 % guar.) error < 0.02 % typ. (< 0.05 % guar.) 
< 0.025 % typ. (< 0.07 % guar.) 
1.25 A / 12.5 A (Group A, B) / 2.5 A / 25 A (Group A II B) 
50 µA / 100 µA / 500 µA / 1 mA 
10 Vrms, 15 Vpk / 40 Vrms, 60 Vpk 
4mm banana sockets/amplifier combination socket (Group A only) 
1 THD+N: Values at 50/60 Hz with 20 kHz bandwidth 
3
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OMICRON

CMC 256 Standard with EP Option 
Generators, general 
Frequency range sine signals 10 ... 1000 Hz 
range transient signals dc ... 3.1 kHz 
accuracy/-drift ±0.5 ppm / ±1 ppm 
resolution 5 µHz 
Phase angle range - 360° ... +360° 
resolution 0.001° 
error at 50/60 Hz < 0.02° typ. (< 0.1° guar.) < 0.005° typ. (< 0.02° guar.) 
Synchronized operation Reference signal on binary input 10 (40 ... 70 Hz) 
Bandwidth (-3dB) 3.1 kHz 
Output power accuracy2 - rel. error < 0.05 % typ. (< 0.1 % guar.) at 50/60 Hz, 
50 ... 300 V, and 0.1 ... 12.5 A (Group A or B) 
temperature drift - 0.001 %/°C typ. (< 0.05 %/°C guar.) 
Low level outputs 
Setting range 6 x 0 ... 10 Vpk 
Max. output current 1 mA 
Accuracy error < 0.025 % typ. (< 0.07 % guar. ) at 1 ... 10 Vpk 
Resolution 250 µV 
Distortion (THD+N) < 0.015 % typ. (< 0.05 % guar.) 
Unconventional CT/VT simulation linear, Rogowski 
Overload indication Yes 
Isolation SELV 
Usability completely independent from internal amplifier outputs 
Connection 16 pin combination socket (rear side) 
Auxiliary dc supply 
Voltage ranges 0 ... 264 Vdc, 0.2 A / 0 ... 132 Vdc, 0.4 A / 0 ... 66 Vdc, 0.8 A 
Power max. 50 W 
Accuracy error < 2 % typ. (< 5 % guar.) 
Connection 4 mm banana sockets 
Binary Inputs 
Number 10 
Trigger criteria Toggling of potential-free contacts or dc voltage compared to threshold voltage 
Input characteristics 0 ... ±600 Vdc threshold or potential free 
Ranges (in rms values) 100 mV, 1 V, 10 V, 100 V, 600 V 
Resolution of threshold ±2 mV, ±20 mV, ±200 mV, ±2 V, ±20 V in ranges 
Sample rate 10 kHz 
Time resolution 100 µs 
Max. measuring time infinite 
Debounce/Deglitch time 0 ... 25 ms / 0 ... 25 ms 
Counting function < 3 kHz at pulse width > 150 µs 
Galvanic isolation 5 galvanically isolated groups (2+2+2+2+2) 
Max. input voltage 600 Vrms (850 Vpk) 
Connection 4 mm banana sockets 
Counter inputs 100 kHz 
Number 2 
Max. counting frequency 100 kHz 
Pulse width > 3 µs 
Threshold voltage 6 V 
Voltage hysteresis 2 V 
Max. input voltage ±30 V 
Isolation SELV 
Connection 16 pin combination socket (rear side) 
Data are valid for set value from 0.1 ... 12.5 A (current amplifier group A or B) at 50/60 Hz 
Permissible load current outputs: 
Range 1.25 A: 0 … 1 Ω and max. 1 VA, cos ϕ = 0.5 … 1 
Range 12.5 A: 0 … 0.5 Ω and max. 6 VA, cos ϕ = 0.5 … 1. 
Permissible load voltage outputs: 
max. 10 VA at 50 V … full scale voltage (CMC 156: 125V/CMC 256: 300V), cos ϕ = 0.5 … 1. 
4 
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Technical Data
CMC 256 
Binary outputs, relays 
Type potential-free relay contacts, software controlled 
Number 4 
Break capacity ac Vmax: 300 Vac / Imax: 8 A / Pmax: 2000 VA 
Break capacity dc Vmax: 300 Vdc / Imax: 8 A / Pmax: 50 W 
Connection 4 mm banana sockets 
Binary outputs, transistor 
Type open collector transistor outputs 
Number 4 
Update rate 10 kHz 
Imax 5 mA 
Connection 16 pin combination socket (rear side) 
dc voltage measuring input 
Measuring range 0 ... ±10 V 
Accuracy error < 0.003 % typ. (< 0.02% guar.) 
Input impedance 1 MΩ 
Connection 4 mm banana sockets 
dc current measuring input 
Measuring range 0 ... ±1 mA, 0 ... ±20 mA 
Accuracy error < 0.003 % typ. (< 0.02% guar.) 
Input impedance 15 Ω 
Connection 4 mm banana socket 
Analog ac+dc measuring inputs3 
Type ac + dc analog voltage inputs 
Number 10 
Nominal input ranges (rms values) 100 mV, 1 V, 10 V, 100 V, 600 V 
Amplitude accuracy error < 0.06 % typ. (< 0.15 % guar.) 
Bandwidth dc ... 10 kHz 
Sampling frequency 28.44 kHz, 9.48 kHz, 3.16 kHz 
Input impedance 500 kΩ // 50pF 
Transient input buffer at 28 kHz 3.5 s for 10 input channels / 35 s for 1 input channel 
Transient input buffer at 3 kHz 31 s for 10 input channels / 5 min. for 1 input channel 
Transient trigger threshold voltage, power quality trigger: sag, swell, harmonic, frequency, frequency change, notch 
Measurement functions Idc, Vdc, Iac, Vac, phase, frequency, power, energy, harmonics, transient recording capability for all 
channels 
Input overload indication Yes 
Input protection Yes 
Max. input voltage 600 Vrms (850 Vpk) 
Galvanic isolation 5 groups (2+2+2+2+2) 
Connection 4 mm banana sockets (combined with binary inputs) 
Power supply 
Nominal input voltage 110 ... 240 Vac, 1-phase 
Permissible input voltage 99 ... 264 Vac 
Nominal frequency 50/60 Hz 
Permissible frequency range 45 ... 65 Hz 
Power consumption 1.2 kVA at 115 V4 / 1.6 kVA at 230 V 
Rated current 10 A 
Connection Standard ac socket (IEC 60320) 
3 Only in connection with the EnerLyzer option. Up to three inputs can be used for measuring rms values without the EnerLyzer option. 
4 For line input voltages below 150 V, a derating of the simultaneously available sum output power of the voltage/current amplifiers and the AuxDC will occur. All other technical specifications 
(e.g. the maximum output power of a single amplifier) are not affected. 
5

123
5 
OMICRON 
CMC 256 
Environmental conditions 
Operation temperature 0 ... +50°C (+32 ... +122°F)5 
Storage temperature -25 ... +70°C (-13 ... +158°F) 
Humidity range Relative humidity 5 ... 95 %, non-condensing 
Vibration IEC 68-2-6 (20 m/s2 at 10 ... 150 Hz) 
Shock IEC 68-2-27 (15g/11ms half-sine) 
EMC CE conform (89/336/EEC), EN 61326-1 
Emission EN 50081-2, EN 61000-3-2/3, FCC Subpart B of Part 15 Class A 
Immunity EN 50082-2, IEC 61000-4-2/3/4/5/6/11 
Safety EN 61010-1, EN 60950+A1, IEC 61010-1, UL 3111-1, CAN/CSA-C22.2 No 1010.1 
Miscellaneous 
Weight 15.7 kg (34.8 lb.) 
Dimensions (W x H x D, without handle) 450 x 145 x 390 mm (17.7 x 5.7 x 15.4“) 
PC connection Standard: parallel port (IEEE1284-C connector)/ Option NET-1: Ethernet 
Signal indication (LED) > 42 V for voltage outputs and AUX DC 
Connection to ground (earth) 4 mm banana socket (rear side) 
Hardware diagnostics Self diagnostics upon each start up 
Galvanic separated groups The following groups are galvanically separated from each other: mains, voltage amplifier output, 
current amplifier group A/B, auxiliary dc supply, binary/analog input 
All voltage and current generators are continuously and independently adjustable in amplitude, 
phase and frequency. All current and voltage outputs are fully overload and short-circuit proof and 
protected against external high-voltage transient signals and overtemperature. 
Certifications 
TÜV-GS, UL, CUL 
For an operational temperature above +30°C a duty cycle of up to 50 % may apply. 
Guaranteed values valid over one year within 23°C ±5°C (73°F±10°F), in the frequency range of 10 ... 100 Hz at nominal value, analog measurement inputs at full-scale value. 
Specifications for three-phase systems under symmetrical conditions (0°, 120°, 240°). 
©OMICRON  V 4.5.1.0  Subject to change without notice 
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Test Settings 
. 
General 
No. of ramp states: 3

Total steps per test: 534

Total time per test: 534.000 s

No. of test executions: 5

Ramped Quantities 
V L2-E / Amplitude 

V(2)-2 / Amplitude 

. 
Ramp States 
State State 1 State 2 State 3 
V L1-E 120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V L2-E 120.0 V 
-120.00 ° 
60.00 Hz 
131.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V L3-E 120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I L1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I L2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I L3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
V(2)-1 120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V(2)-2 120.0 V 
-120.00 ° 
60.00 Hz 
131.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I(2)-1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I(2)-2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I(2)-3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No 
Sig 1 From 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
131.0 V 
1.000 V 
1.000 V/s 
131.0 V 
144.0 V 
25.00 mV 
25.00 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
120.0 V 
131.0 V 
1.000 V 
131.0 V 
144.0 V 
25.00 mV 
0.000 V 
0.000 V 
0.000 V 
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3
4
5
1.000 V/s 25.00 mV/s 0.000 V/s 
Bin. out 1 0 0 0 
Bin. out 2 0 0 0 
Bin. out 3 0 0 0 
Bin. out 4 0 0 0 
dt per Step 
Ramp Steps 
Ramp Time 
1.000 s 
12 
12.000s 
1.000 s 
521 
521.000s 
1.000 s 
1 
1.000s 
Trigger None Bin None 
Trigger Logic 
Trip 
OR 
1 
Step back 
Delay Time 
No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
. 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
14-Nov-2005 14:40:11 
Version: 
Test End: 
. 
2.10 
14-Nov-2005 14:52:15 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
110% trip 
(Vb)/ 
110% trip 
(Vb)/ 
110% trip 
(Vb)/ 
110% trip 
(Vb)/ 
110% trip 
(Vb)/ 
State 2 
State 2 
State 2 
State 2 
State 2 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L2-E 
V L2-E 
V L2-E 
V L2-E 
V L2-E 
132.0 V 
132.0 V 
132.0 V 
132.0 V 
132.0 V 
138.5 V 
133.2 V 
134.3 V 
134.2 V 
0.000 V 
0.000 V 
0.000 V 
0.000 V 
0.000 V 
12.00 V 
12.00 V 
12.00 V 
12.00 V 
12.00 V 
6.475 V 
1.175 V 
2.300 V 
2.150 V 
+ 
+ 
+ 
x 
+ 
Assess:     + .. Passed   x .. Failed   o .. Not assessed 
. 
. 
Test State: 
Test failed 
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Test Settings 
. 
General 
No. of ramp states: 3

Total steps per test: 213

Total time per test: 213.000 s

No. of test executions: 5

Ramped Quantities 
V L1-E / Amplitude 

V(2)-1 / Amplitude 

. 
Ramp States 
State State 1 State 2 State 3 
V L1-E 120.0 V 
0.00 ° 
60.00 Hz 
130.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V L2-E 120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V L3-E 120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I L1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I L2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I L3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
V(2)-1 120.0 V 
0.00 ° 
60.00 Hz 
130.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V(2)-2 120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I(2)-1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I(2)-2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I(2)-3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No 
Sig 1 From 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
130.0 V 
1.000 V 
1.000 V/s 
130.0 V 
135.0 V 
25.00 mV 
25.00 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
120.0 V 
130.0 V 
1.000 V 
130.0 V 
135.0 V 
25.00 mV 
0.000 V 
0.000 V 
0.000 V 
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4
5
1.000 V/s 25.00 mV/s 0.000 V/s 
Bin. out 1 0 0 0 
Bin. out 2 0 0 0 
Bin. out 3 0 0 0 
Bin. out 4 0 0 0 
dt per Step 
Ramp Steps 
Ramp Time 
1.000 s 
11 
11.000s 
1.000 s 
201 
201.000s 
1.000 s 
1 
1.000s 
Trigger None Bin None 
Trigger Logic 
Trip 
OR 
1 
Step back 
Delay Time 
No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
. 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
14-Nov-2005 14:14:58 
Version: 
Test End: 
. 
2.10 
14-Nov-2005 14:28:16 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
110% trip 
(Va)/ 
110% trip 
(Va)/ 
110% trip 
(Va)/ 
110% trip 
(Va)/ 
110% trip 
(Va)/ 
State 2 
State 2 
State 2 
State 2 
State 2 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L1-E 
V L1-E 
V L1-E 
V L1-E 
V L1-E 
132.0 V 
132.0 V 
132.0 V 
132.0 V 
132.0 V 
134.5 V 
134.5 V 
134.5 V 
134.6 V 
0.000 V 
0.000 V 
0.000 V 
0.000 V 
0.000 V 
12.00 V 
12.00 V 
12.00 V 
12.00 V 
12.00 V 
2.500 V 
2.525 V 
2.500 V 
2.550 V 
+ 
x 
+ 
+ 
+ 
Assess:     + .. Passed   x .. Failed   o .. Not assessed 
. 
. 
Test State: 
Test failed 
132
Test Settings 
. 
General 
No. of ramp states: 3

Total steps per test: 213

Total time per test: 213.000 s

No. of test executions: 5

Ramped Quantities 
V L1-E,L2-E,L3-E / Amplitude 

V(2)-1,-2,-3 / Amplitude 

. 
Ramp States 
State State 1 State 2 State 3 
V L1-E 120.0 V 
0.00 ° 
60.00 Hz 
130.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V L2-E 120.0 V 
-120.00 ° 
60.00 Hz 
130.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V L3-E 120.0 V 
120.00 ° 
60.00 Hz 
130.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I L1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I L2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I L3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
V(2)-1 120.0 V 
0.00 ° 
60.00 Hz 
130.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V(2)-2 120.0 V 
-120.00 ° 
60.00 Hz 
130.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.00 Hz 
130.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I(2)-1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I(2)-2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I(2)-3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No 
Sig 1 From 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
130.0 V 
1.000 V 
1.000 V/s 
130.0 V 
135.0 V 
25.00 mV 
25.00 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
120.0 V 
130.0 V 
1.000 V 
130.0 V 
135.0 V 
25.00 mV 
0.000 V 
0.000 V 
0.000 V 
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1.000 V/s 25.00 mV/s 0.000 V/s 
Bin. out 1 0 0 0 
Bin. out 2 0 0 0 
Bin. out 3 0 0 0 
Bin. out 4 0 0 0 
dt per Step 
Ramp Steps 
Ramp Time 
1.000 s 
11 
11.000s 
1.000 s 
201 
201.000s 
1.000 s 
1 
1.000s 
Trigger None Bin None 
Trigger Logic 
Trip 
OR 
1 
Step back 
Delay Time 
No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
. 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
14-Nov-2005 13:40:54 
Version: 
Test End: 
. 
2.10 
14-Nov-2005 13:54:14 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
110% trip (Va, 
Vb, Vc)/1 
110% trip (Va, 
Vb, Vc)/2 
110% trip (Va, 
Vb, Vc)/3 
110% trip (Va, 
Vb, Vc)/4 
110% trip (Va, 
Vb, Vc)/5 
State 2 
State 2 
State 2 
State 2 
State 2 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L1-E,L2­
E,L3-E 
V L1-E,L2­
E,L3-E 
V L1-E,L2­
E,L3-E 
V L1-E,L2­
E,L3-E 
V L1-E,L2­
E,L3-E 
132.0 V 
132.0 V 
132.0 V 
132.0 V 
132.0 V 
134.1 V 
134.0 V 
133.7 V 
132.4 V 
133.8 V 
0.000 V 
0.000 V 
0.000 V 
0.000 V 
0.000 V 
12.00 V 
12.00 V 
12.00 V 
12.00 V 
12.00 V 
2.100 V 
1.975 V 
1.725 V 
450.0 mV 
1.850 V 
+ 
+ 
+ 
+ 
+ 
Assess:     + .. Passed   x .. Failed   o .. Not assessed 
. 
. 
Test State: 
Test passed 
134
Test Settings 
. 
General 
No. of ramp states: 3

Total steps per test: 132

Total time per test: 132.000 s

No. of test executions: 5

Ramped Quantities 
V L3-E / Amplitude 

V(2)-3 / Amplitude 

. 
Ramp States 
State State 1 State 2 State 3 
V L1-E 120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V L2-E 120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V L3-E 120.0 V 
120.00 ° 
60.00 Hz 
140.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I L1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I L2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I L3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
V(2)-1 120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V(2)-2 120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.00 Hz 
140.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I(2)-1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I(2)-2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I(2)-3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No 
Sig 1 From 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
140.0 V 
700.0 mV 
700.0 mV/s 
140.0 V 
155.0 V 
150.0 mV 
150.0 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
120.0 V 
140.0 V 
700.0 mV 
140.0 V 
155.0 V 
150.0 mV 
0.000 V 
0.000 V 
0.000 V 
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3
4
5
700.0 mV/s 150.0 mV/s 0.000 V/s 
Bin. out 1 0 0 0 
Bin. out 2 0 0 0 
Bin. out 3 0 0 0 
Bin. out 4 0 0 0 
dt per Step 
Ramp Steps 
Ramp Time 
1.000 s 
30 
30.000s 
1.000 s 
101 
101.000s 
1.000 s 
1 
1.000s 
Trigger None Bin None 
Trigger Logic 
Trip 
OR 
1 
Step back 
Delay Time 
No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
. 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
15-Nov-2005 11:01:54 
Version: 
Test End: 
. 
2.10 
15-Nov-2005 11:09:27 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
120% trip 
(Vb)/ 
120% trip 
(Vb)/ 
120% trip 
(Vb)/ 
120% trip 
(Vb)/ 
120% trip 
(Vb)/ 
State 2 
State 2 
State 2 
State 2 
State 2 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L3-E 
V L3-E 
V L3-E 
V L3-E 
V L3-E 
144.0 V 
144.0 V 
144.0 V 
144.0 V 
144.0 V 
144.5 V 
150.8 V 
146.9 V 
149.3 V 
151.1 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
500.0 mV 
6.800 V 
2.900 V 
5.300 V 
7.100 V 
x 
x 
x 
x 
x 
Assess:     + .. Passed   x .. Failed   o .. Not assessed 
. 
. 
Test State: 
Test failed 
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Test Settings 
. 
General 
No. of ramp states: 3

Total steps per test: 132

Total time per test: 132.000 s

No. of test executions: 5

Ramped Quantities 
V L2-E / Amplitude 

V(2)-2 / Amplitude 

. 
Ramp States 
State State 1 State 2 State 3 
V L1-E 120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V L2-E 120.0 V 
-120.00 ° 
60.00 Hz 
140.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V L3-E 120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I L1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I L2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I L3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
V(2)-1 120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V(2)-2 120.0 V 
-120.00 ° 
60.00 Hz 
140.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I(2)-1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I(2)-2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I(2)-3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No 
Sig 1 From 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
140.0 V 
700.0 mV 
700.0 mV/s 
140.0 V 
155.0 V 
150.0 mV 
150.0 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
120.0 V 
140.0 V 
700.0 mV 
140.0 V 
155.0 V 
150.0 mV 
0.000 V 
0.000 V 
0.000 V 
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4
5
700.0 mV/s 150.0 mV/s 0.000 V/s 
Bin. out 1 0 0 0 
Bin. out 2 0 0 0 
Bin. out 3 0 0 0 
Bin. out 4 0 0 0 
dt per Step 
Ramp Steps 
Ramp Time 
1.000 s 
30 
30.000s 
1.000 s 
101 
101.000s 
1.000 s 
1 
1.000s 
Trigger None Bin None 
Trigger Logic 
Trip 
OR 
1 
Step back 
Delay Time 
No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
. 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
15-Nov-2005 10:45:39 
Version: 
Test End: 
. 
2.10 
15-Nov-2005 10:53:05 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
120% trip 
(Vb)/ 
120% trip 
(Vb)/ 
120% trip 
(Vb)/ 
120% trip 
(Vb)/ 
120% trip 
(Vb)/ 
State 2 
State 2 
State 2 
State 2 
State 2 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L2-E 
V L2-E 
V L2-E 
V L2-E 
V L2-E 
144.0 V 
144.0 V 
144.0 V 
144.0 V 
144.0 V 
148.4 V 
150.3 V 
149.4 V 
146.4 V 
146.3 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
4.400 V 
6.350 V 
5.450 V 
2.450 V 
2.300 V 
x 
x 
x 
x 
x 
Assess:     + .. Passed   x .. Failed   o .. Not assessed 
. 
. 
Test State: 
Test failed 
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Test Settings 
. 
General 
No. of ramp states: 3

Total steps per test: 86

Total time per test: 86.000 s

No. of test executions: 5

Ramped Quantities 
V L1-E / Amplitude 

V(2)-1 / Amplitude 

. 
Ramp States 
State State 1 State 2 State 3 
V L1-E 120.0 V 
0.00 ° 
60.00 Hz 
140.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V L2-E 120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V L3-E 120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I L1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I L2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I L3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
V(2)-1 120.0 V 
0.00 ° 
60.00 Hz 
140.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V(2)-2 120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I(2)-1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I(2)-2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I(2)-3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No 
Sig 1 From 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
140.0 V 
700.0 mV 
700.0 mV/s 
140.0 V 
148.0 V 
150.0 mV 
150.0 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
120.0 V 
140.0 V 
700.0 mV 
140.0 V 
148.0 V 
150.0 mV 
0.000 V 
0.000 V 
0.000 V 
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4
5
700.0 mV/s 150.0 mV/s 0.000 V/s 
Bin. out 1 0 0 0 
Bin. out 2 0 0 0 
Bin. out 3 0 0 0 
Bin. out 4 0 0 0 
dt per Step 
Ramp Steps 
Ramp Time 
1.000 s 
30 
30.000s 
1.000 s 
55 
55.000s 
1.000 s 
1 
1.000s 
Trigger None Bin None 
Trigger Logic 
Trip 
OR 
1 
Step back 
Delay Time 
No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
. 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
15-Nov-2005 10:29:51 
Version: 
Test End: 
. 
2.10 
15-Nov-2005 10:35:07 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
120% trip 
(Va)/ 
120% trip 
(Va)/ 
120% trip 
(Va)/ 
120% trip 
(Va)/ 
120% trip 
(Va)/ 
State 2 
State 2 
State 2 
State 2 
State 2 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L1-E 
V L1-E 
V L1-E 
V L1-E 
V L1-E 
144.0 V 
144.0 V 
144.0 V 
144.0 V 
144.0 V 
142.3 V 
143.0 V 
143.6 V 
146.4 V 
146.4 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
-1.750 V 
-1.000 V 
-400.0 mV 
2.450 V 
2.450 V 
x 
x 
x 
x 
x 
Assess:     + .. Passed   x .. Failed   o .. Not assessed 
. 
. 
Test State: 
Test failed 
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Test Settings 
. 
General 
No. of ramp states: 3

Total steps per test: 86

Total time per test: 95.000 s

No. of test executions: 5

Ramped Quantities 
V L1-E,L2-E,L3-E / Amplitude 

V(2)-1,-2,-3 / Amplitude 

. 
Ramp States 
State State 1 State 2 State 3 
V L1-E 120.0 V 
0.00 ° 
60.00 Hz 
140.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
V L2-E 120.0 V 
-120.00 ° 
60.00 Hz 
140.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
V L3-E 120.0 V 
120.00 ° 
60.00 Hz 
140.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
I L1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I L2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I L3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
V(2)-1 120.0 V 
0.00 ° 
60.00 Hz 
140.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
V(2)-2 120.0 V 
-120.00 ° 
60.00 Hz 
140.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.00 Hz 
140.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
I(2)-1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I(2)-2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I(2)-3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No 
Sig 1 From 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
140.0 V 
700.0 mV 
700.0 mV/s 
140.0 V 
148.0 V 
150.0 mV 
150.0 mV/s 
120.0 V 
120.0 V 
0.000 V 
0.000 V/s 
120.0 V 
140.0 V 
700.0 mV 
140.0 V 
148.0 V 
150.0 mV 
120.0 V 
120.0 V 
0.000 V 
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3
4
5
700.0 mV/s 150.0 mV/s 0.000 V/s 
Bin. out 1 0 0 0 
Bin. out 2 0 0 0 
Bin. out 3 0 0 0 
Bin. out 4 0 0 0 
dt per Step 
Ramp Steps 
Ramp Time 
1.000 s 
30 
30.000s 
1.000 s 
55 
55.000s 
10.00 s 
1 
10.000s 
Trigger None Bin None 
Trigger Logic 
Trip 
OR 
1 
Step back 
Delay Time 
No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
. 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
15-Nov-2005 10:14:25 
Version: 
Test End: 
. 
2.10 
15-Nov-2005 10:20:37 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
120% trip 
(3p)/ 
120% trip 
(3p)/ 
120% trip 
(3p)/ 
120% trip 
(3p)/ 
120% trip 
(3p)/ 
State 2 
State 2 
State 2 
State 2 
State 2 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L1-E,L2­
E,L3-E 
V L1-E,L2­
E,L3-E 
V L1-E,L2­
E,L3-E 
V L1-E,L2­
E,L3-E 
V L1-E,L2­
E,L3-E 
144.0 V 
144.0 V 
144.0 V 
144.0 V 
144.0 V 
146.4 V 
142.3 V 
144.2 V 
144.2 V 
146.3 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
2.450 V 
-1.750 V 
200.0 mV 
200.0 mV 
2.300 V 
x 
x 
x 
x 
x 
Assess:     + .. Passed   x .. Failed   o .. Not assessed 
. 
. 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
140.0 V 
120.00 ° 
159.0 V 
120.00 ° 
120.0 V 
120.00 ° 
140.0 V 
120.00 ° 
159.0 V 
120.00 ° 
120.0 V 
120.00 ° 
140.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 159.0 V 
120.00 ° 
120.0 V 
120.00 ° 
140.0 V 
120.00 ° 
159.0 V 
120.00 ° 
120.0 V 
120.00 ° 
140.0 V 
120.00 ° 
159.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 159.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
140.0 V 
120.00 ° 
60.000 Hz 
159.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
140.0 V 
120.00 ° 
60.000 Hz 
159.0 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
Comment 
Single Phase (Vc) 120% overvoltage time trip tests. 
Note: 110% voltage trip setting disabled for these tests 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
16-Nov-2005 14:36:45 
Version: 
Test End: 
2.10 
16-Nov-2005 14:38:27 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
144.4 ms 
150.3 ms 
150.8 ms 
165.6 ms 
184.8 ms 
-15.60 ms 
-9.700 ms 
-9.200 ms 
5.600 ms 
24.80 ms 
x 
+ 
+ 
+ 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
140.0 V 
-120.00 ° 
159.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
140.0 V 
-120.00 ° 
159.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
140.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 159.0 V 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 159.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 159.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
140.0 V 
-120.00 ° 
159.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
140.0 V 
-120.00 ° 
159.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
Comment 
Single Phase (Vb) 120% overvoltage time trip tests. 
Note: 110% voltage trip setting disabled for these tests 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
16-Nov-2005 14:20:55 
Version: 
Test End: 
2.10 
16-Nov-2005 14:22:37 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
194.2 ms 
184.3 ms 
110.2 ms 
172.2 ms 
93.90 ms 
34.20 ms 
24.30 ms 
-49.80 ms 
12.20 ms 
-66.10 ms 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
140.0 V 
0.00 ° 
159.0 V 
0.00 ° 
120.0 V 
0.00 ° 
140.0 V 
0.00 ° 
159.0 V 
0.00 ° 
120.0 V 
0.00 ° 
140.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 159.0 V 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 159.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 159.0 V 
0.00 ° 
120.0 V 
0.00 ° 
140.0 V 
0.00 ° 
159.0 V 
0.00 ° 
120.0 V 
0.00 ° 
140.0 V 
0.00 ° 
159.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
Comment 
Single Phase (Va) 120% overvoltage time trip tests. 
Note: 110% voltage trip setting disabled for these tests 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
16-Nov-2005 14:13:09 
Version: 
Test End: 
2.10 
16-Nov-2005 14:14:52 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
161.2 ms 
168.7 ms 
165.9 ms 
166.3 ms 
167.5 ms 
1.200 ms 
8.700 ms 
5.900 ms 
6.300 ms 
7.500 ms 
+ 
+ 
+ 
+ 
+ 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test passed 
148
Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
140.0 V 
0.00 ° 
159.0 V 
0.00 ° 
120.0 V 
0.00 ° 
140.0 V 
0.00 ° 
159.0 V 
0.00 ° 
120.0 V 
0.00 ° 
140.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
140.0 V 
-120.00 ° 
159.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
140.0 V 
-120.00 ° 
159.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
140.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
140.0 V 
120.00 ° 
159.0 V 
120.00 ° 
120.0 V 
120.00 ° 
140.0 V 
120.00 ° 
159.0 V 
120.00 ° 
120.0 V 
120.00 ° 
140.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 159.0 V 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 159.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 159.0 V 120.0 V 140.0 V 159.0 V 120.0 V 140.0 V 159.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 159.0 V 
120.00 ° 
120.0 V 
120.00 ° 
140.0 V 
120.00 ° 
159.0 V 
120.00 ° 
120.0 V 
120.00 ° 
140.0 V 
120.00 ° 
159.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 159.0 V 
0.00 ° 
120.0 V 
0.00 ° 
140.0 V 
0.00 ° 
159.0 V 
0.00 ° 
120.0 V 
0.00 ° 
140.0 V 
0.00 ° 
159.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 159.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
140.0 V 
-120.00 ° 
159.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
140.0 V 
-120.00 ° 
159.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 159.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
140.0 V 
120.00 ° 
60.000 Hz 
159.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
140.0 V 
120.00 ° 
60.000 Hz 
159.0 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
Comment 
Three Phase (3p) 120% overvoltage time trip tests. 
Note: 110% voltage trip setting disabled for these tests 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
16-Nov-2005 14:04:51 
Version: 
Test End: 
2.10 
16-Nov-2005 14:06:33 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
90.00 ms 
91.10 ms 
92.20 ms 
90.10 ms 
92.30 ms 
-70.00 ms 
-68.90 ms 
-67.80 ms 
-69.90 ms 
-67.70 ms 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
150
Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
130.0 V 
120.00 ° 
142.0 V 
120.00 ° 
120.0 V 
120.00 ° 
130.0 V 
120.00 ° 
142.0 V 
120.00 ° 
120.0 V 
120.00 ° 
130.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 142.0 V 
120.00 ° 
120.0 V 
120.00 ° 
130.0 V 
120.00 ° 
142.0 V 
120.00 ° 
120.0 V 
120.00 ° 
130.0 V 
120.00 ° 
142.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 142.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
130.0 V 
120.00 ° 
60.000 Hz 
142.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
130.0 V 
120.00 ° 
60.000 Hz 
142.0 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
Comment 
Single Phase (Vc) 110% overvoltage time trip tests 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
16-Nov-2005 13:51:26 
Version: 
Test End: 
2.10 
16-Nov-2005 13:53:13 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
1.000 s 
1.000 s 
1.000 s 
1.000 s 
1.000 s 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
1.095 s 
1.086 s 
1.099 s 
1.099 s 
1.102 s 
94.70 ms 
85.60 ms 
99.00 ms 
98.60 ms 
102.0 ms 
+ 
+ 
+ 
+ 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
130.0 V 
-120.00 ° 
142.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
130.0 V 
-120.00 ° 
142.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
130.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 142.0 V 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 142.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 142.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
130.0 V 
-120.00 ° 
142.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
130.0 V 
-120.00 ° 
142.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
153
      
Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
Comment 
Single Phase (Vb) 110% overvoltage time trip tests 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
16-Nov-2005 13:43:59 
Version: 
Test End: 
2.10 
16-Nov-2005 13:45:45 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 2 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
1.000 s 
1.000 s 
1.000 s 
1.000 s 
1.000 s 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
1.096 s 
1.100 s 
1.085 s 
1.081 s 
1.099 s 
95.50 ms 
100.2 ms 
85.20 ms 
81.30 ms 
98.90 ms 
+ 
x 
+ 
+ 
+ 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
130.0 V 
0.00 ° 
142.0 V 
0.00 ° 
120.0 V 
0.00 ° 
130.0 V 
0.00 ° 
142.0 V 
0.00 ° 
120.0 V 
0.00 ° 
130.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 142.0 V 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 142.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 142.0 V 
0.00 ° 
120.0 V 
0.00 ° 
130.0 V 
0.00 ° 
142.0 V 
0.00 ° 
120.0 V 
0.00 ° 
130.0 V 
0.00 ° 
142.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
155
      
Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
Comment 
Single Phase (Va) 110% overvoltage time trip tests 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
16-Nov-2005 13:35:37 
Version: 
Test End: 
2.10 
16-Nov-2005 13:37:23 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 2 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
1.000 s 
1.000 s 
1.000 s 
1.000 s 
1.000 s 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
1.098 s 
1.097 s 
1.085 s 
1.083 s 
1.084 s 
97.70 ms 
97.30 ms 
85.00 ms 
82.70 ms 
84.10 ms 
+ 
+ 
+ 
+ 
+ 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test passed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
130.0 V 
0.00 ° 
142.0 V 
0.00 ° 
120.0 V 
0.00 ° 
130.0 V 
0.00 ° 
142.0 V 
0.00 ° 
120.0 V 
0.00 ° 
130.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
130.0 V 
-120.00 ° 
142.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
130.0 V 
-120.00 ° 
142.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
130.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
130.0 V 
120.00 ° 
142.0 V 
120.00 ° 
120.0 V 
120.00 ° 
130.0 V 
120.00 ° 
142.0 V 
120.00 ° 
120.0 V 
120.00 ° 
130.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 142.0 V 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 142.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 142.0 V 120.0 V 130.0 V 142.0 V 120.0 V 130.0 V 142.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 142.0 V 
120.00 ° 
120.0 V 
120.00 ° 
130.0 V 
120.00 ° 
142.0 V 
120.00 ° 
120.0 V 
120.00 ° 
130.0 V 
120.00 ° 
142.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 142.0 V 
0.00 ° 
120.0 V 
0.00 ° 
130.0 V 
0.00 ° 
142.0 V 
0.00 ° 
120.0 V 
0.00 ° 
130.0 V 
0.00 ° 
142.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 142.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
130.0 V 
-120.00 ° 
142.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
130.0 V 
-120.00 ° 
142.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 142.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
130.0 V 
120.00 ° 
60.000 Hz 
142.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
130.0 V 
120.00 ° 
60.000 Hz 
142.0 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
Comment 
Three phase, 110% overvoltage time trip tests 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
16-Nov-2005 10:53:01 
Version: 
Test End: 
2.10 
16-Nov-2005 10:54:47 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 2 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
1.000 s 
1.000 s 
1.000 s 
1.000 s 
1.000 s 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
100.0 ms 
1.079 s 
1.085 s 
1.083 s 
1.082 s 
1.083 s 
79.20 ms 
84.60 ms 
83.40 ms 
82.20 ms 
83.20 ms 
+ 
+ 
+ 
+ 
+ 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test passed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
70.00 V 
120.00 ° 
50.00 V 
120.00 ° 
120.0 V 
120.00 ° 
70.00 V 
120.00 ° 
50.00 V 
120.00 ° 
120.0 V 
120.00 ° 
70.00 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 50.00 V 
120.00 ° 
120.0 V 
120.00 ° 
70.00 V 
120.00 ° 
50.00 V 
120.00 ° 
120.0 V 
120.00 ° 
70.00 V 
120.00 ° 
50.00 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 50.00 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
70.00 V 
120.00 ° 
60.000 Hz 
50.00 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
70.00 V 
120.00 ° 
60.000 Hz 
50.00 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
External trigger 
Delay after Tr. 
Comment 
Single Phase (Vc) 50% undervoltage time trip tests. 
Note: 88% setting disabled for these tests 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
22-Nov-2005 11:51:30 
Version: 
Test End: 
2.10 
22-Nov-2005 11:53:19 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
262.9 ms 
281.5 ms 
249.2 ms 
251.4 ms 
250.7 ms 
102.9 ms 
121.5 ms 
89.20 ms 
91.40 ms 
90.70 ms 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
70.00 V 
-120.00 ° 
50.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
70.00 V 
-120.00 ° 
50.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
70.00 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 50.00 V 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 50.00 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 50.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
70.00 V 
-120.00 ° 
50.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
70.00 V 
-120.00 ° 
50.00 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
External trigger 
Delay after Tr. 
Comment 
Single Phase (Vb) 50% undervoltage time trip tests. 
Note: 88% setting disabled for these tests 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
22-Nov-2005 11:44:30 
Version: 
Test End: 
2.10 
22-Nov-2005 11:46:18 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
261.7 ms 
252.0 ms 
267.5 ms 
214.7 ms 
233.5 ms 
101.7 ms 
92.00 ms 
107.5 ms 
54.70 ms 
73.50 ms 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
70.00 V 
0.00 ° 
50.00 V 
0.00 ° 
120.0 V 
0.00 ° 
70.00 V 
0.00 ° 
50.00 V 
0.00 ° 
120.0 V 
0.00 ° 
70.00 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 50.00 V 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 50.00 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 50.00 V 
0.00 ° 
120.0 V 
0.00 ° 
70.00 V 
0.00 ° 
50.00 V 
0.00 ° 
120.0 V 
0.00 ° 
70.00 V 
0.00 ° 
50.00 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
External trigger 
Delay after Tr. 
Comment 
Single Phase (Va) 50% undervoltage time trip tests. 
Note: 88% setting disabled for these tests 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
22-Nov-2005 11:34:19 
Version: 
Test End: 
2.10 
22-Nov-2005 11:36:06 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
161.1 ms 
150.9 ms 
136.3 ms 
131.0 ms 
134.3 ms 
1.100 ms 
-9.100 ms 
-23.70 ms 
-29.00 ms 
-25.70 ms 
+ 
+ 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
70.00 V 
0.00 ° 
50.00 V 
0.00 ° 
120.0 V 
0.00 ° 
70.00 V 
0.00 ° 
50.00 V 
0.00 ° 
120.0 V 
0.00 ° 
70.00 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
70.00 V 
-120.00 ° 
50.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
70.00 V 
-120.00 ° 
50.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
70.00 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
70.00 V 
120.00 ° 
50.00 V 
120.00 ° 
120.0 V 
120.00 ° 
70.00 V 
120.00 ° 
50.00 V 
120.00 ° 
120.0 V 
120.00 ° 
70.00 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 50.00 V 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 50.00 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 50.00 V 120.0 V 70.00 V 50.00 V 120.0 V 70.00 V 50.00 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 50.00 V 
120.00 ° 
120.0 V 
120.00 ° 
70.00 V 
120.00 ° 
50.00 V 
120.00 ° 
120.0 V 
120.00 ° 
70.00 V 
120.00 ° 
50.00 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 50.00 V 
0.00 ° 
120.0 V 
0.00 ° 
70.00 V 
0.00 ° 
50.00 V 
0.00 ° 
120.0 V 
0.00 ° 
70.00 V 
0.00 ° 
50.00 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 50.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
70.00 V 
-120.00 ° 
50.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
70.00 V 
-120.00 ° 
50.00 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 50.00 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
70.00 V 
120.00 ° 
60.000 Hz 
50.00 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
70.00 V 
120.00 ° 
60.000 Hz 
50.00 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
External trigger 
Delay after Tr. 
Comment 
Three Phase (3p) 50% undervoltage time trip tests. 
Note: 88% setting disabled for these tests 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
22-Nov-2005 11:10:10 
Version: 
Test End: 
2.10 
22-Nov-2005 11:11:58 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
262.4 ms 
252.2 ms 
247.4 ms 
252.2 ms 
250.6 ms 
102.4 ms 
92.20 ms 
87.40 ms 
92.20 ms 
90.60 ms 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 110.0 V 95.00 V 120.0 V 110.0 V 95.00 V 120.0 V 110.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
110.0 V 
120.00 ° 
95.00 V 
120.00 ° 
120.0 V 
120.00 ° 
110.0 V 
120.00 ° 
95.00 V 
120.00 ° 
120.0 V 
120.00 ° 
110.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 95.00 V 
120.00 ° 
120.0 V 
120.00 ° 
110.0 V 
120.00 ° 
95.00 V 
120.00 ° 
120.0 V 
120.00 ° 
110.0 V 
120.00 ° 
95.00 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 95.00 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
110.0 V 
120.00 ° 
60.000 Hz 
95.00 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
110.0 V 
120.00 ° 
60.000 Hz 
95.00 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
External trigger 
Delay after Tr. 
Comment 
Single Phase (Vc) 88% undervoltage time trip tests. 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
22-Nov-2005 10:52:06 
Version: 
Test End: 
2.10 
22-Nov-2005 10:54:03 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
2.000 s 
2.000 s 
2.000 s 
2.000 s 
2.000 s 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
2.097 s 
2.101 s 
2.101 s 
2.097 s 
2.101 s 
96.90 ms 
100.9 ms 
101.1 ms 
97.30 ms 
101.3 ms 
+ 
+ 
+ 
+ 
+ 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test passed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 115.0 V 95.00 V 120.0 V 110.0 V 95.00 V 120.0 V 110.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
115.0 V 
-120.00 ° 
95.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
110.0 V 
-120.00 ° 
95.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
110.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 95.00 V 120.0 V 110.0 V 95.00 V 120.0 V 110.0 V 95.00 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 95.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
110.0 V 
-120.00 ° 
95.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
110.0 V 
-120.00 ° 
95.00 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
External trigger 
Delay after Tr. 
Comment 
Single Phase (Vb) 88% undervoltage time trip tests. 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
22-Nov-2005 10:43:41 
Version: 
Test End: 
2.10 
22-Nov-2005 10:45:37 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
2.000 s 
2.000 s 
2.000 s 
2.000 s 
2.000 s 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
2.095 s 
2.102 s 
2.100 s 
2.100 s 
2.099 s 
94.80 ms 
101.6 ms 
100.3 ms 
100.2 ms 
99.10 ms 
+ 
+ 
+ 
+ 
+ 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test passed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 115.0 V 95.00 V 120.0 V 110.0 V 95.00 V 120.0 V 110.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
115.0 V 
0.00 ° 
95.00 V 
0.00 ° 
120.0 V 
0.00 ° 
110.0 V 
0.00 ° 
95.00 V 
0.00 ° 
120.0 V 
0.00 ° 
110.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 95.00 V 120.0 V 110.0 V 95.00 V 120.0 V 110.0 V 95.00 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 95.00 V 
0.00 ° 
120.0 V 
0.00 ° 
110.0 V 
0.00 ° 
95.00 V 
0.00 ° 
120.0 V 
0.00 ° 
110.0 V 
0.00 ° 
95.00 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
External trigger 
Delay after Tr. 
Comment 
Single Phase (Va) 88% undervoltage time trip tests. 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
22-Nov-2005 10:32:00 
Version: 
Test End: 
2.10 
22-Nov-2005 10:33:56 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
2.000 s 
2.000 s 
2.000 s 
2.000 s 
2.000 s 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
2.097 s 
2.100 s 
2.099 s 
2.100 s 
2.101 s 
96.70 ms 
100.0 ms 
98.80 ms 
100.4 ms 
101.2 ms 
+ 
+ 
+ 
+ 
+ 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test passed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 115.0 V 95.00 V 120.0 V 110.0 V 95.00 V 120.0 V 110.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 115.0 V 95.00 V 120.0 V 110.0 V 95.00 V 120.0 V 110.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 115.0 V 95.00 V 120.0 V 110.0 V 95.00 V 120.0 V 110.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
115.0 V 
0.00 ° 
95.00 V 
0.00 ° 
120.0 V 
0.00 ° 
110.0 V 
0.00 ° 
95.00 V 
0.00 ° 
120.0 V 
0.00 ° 
110.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
115.0 V 
-120.00 ° 
95.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
110.0 V 
-120.00 ° 
95.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
110.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
115.0 V 
120.00 ° 
95.00 V 
120.00 ° 
120.0 V 
120.00 ° 
110.0 V 
120.00 ° 
95.00 V 
120.00 ° 
120.0 V 
120.00 ° 
110.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 95.00 V 120.0 V 110.0 V 95.00 V 120.0 V 110.0 V 95.00 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 95.00 V 120.0 V 110.0 V 95.00 V 120.0 V 110.0 V 95.00 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 95.00 V 
120.00 ° 
120.0 V 
120.00 ° 
110.0 V 
120.00 ° 
95.00 V 
120.00 ° 
120.0 V 
120.00 ° 
110.0 V 
120.00 ° 
95.00 V 
120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 95.00 V 
0.00 ° 
120.0 V 
0.00 ° 
110.0 V 
0.00 ° 
95.00 V 
0.00 ° 
120.0 V 
0.00 ° 
110.0 V 
0.00 ° 
95.00 V 
0.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 95.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
110.0 V 
-120.00 ° 
95.00 V 
-120.00 ° 
120.0 V 
-120.00 ° 
110.0 V 
-120.00 ° 
95.00 V 
-120.00 ° 
60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 95.00 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
110.0 V 
120.00 ° 
60.000 Hz 
95.00 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
110.0 V 
120.00 ° 
60.000 Hz 
95.00 V 
120.00 ° 
60.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
External trigger 
Delay after Tr. 
Comment 
Three Phase (3p) 88% undervoltage time trip tests. 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
22-Nov-2005 10:06:41 
Version: 
Test End: 
2.10 
22-Nov-2005 10:08:37 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
2.000 s 
2.000 s 
2.000 s 
2.000 s 
2.000 s 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
200.0 ms 
2.096 s 
2.083 s 
2.084 s 
2.083 s 
2.084 s 
96.30 ms 
83.20 ms 
83.60 ms 
83.30 ms 
83.80 ms 
+ 
+ 
+ 
+ 
+ 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test passed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
General 
No. of ramp states: 4 
Total steps per test: 182 
Total time per test: 190.100 s 
No. of test executions: 5 
Ramped Quantities
V L3-E / Amplitude

V(2)-3 / Amplitude

Ramp States 
State State 1 State 2 State 3 State 4 
V L1-E 
V L2-E 
V L3-E 
V(2)-1 
V(2)-2 
V(2)-3 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
69.00 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
69.00 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No No 
Sig 1 From 120.0 V 
120.0 V 
0.000 V 
0.000 V/s 
120.0 V 
69.00 V 
-1.000 V 
-1.000 V/s 
69.00 V 
50.00 V 
-150.0 mV 
-150.0 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
120.0 V 
0.000 V 
0.000 V/s 
120.0 V 
69.00 V 
-1.000 V 
-1.000 V/s 
69.00 V 
50.00 V 
-150.0 mV 
-150.0 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Bin. out 1 0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
Bin. out 2 
Bin. out 3 
Bin. out 4 
dt per Step 10.00 s 
1 
10.000s 
1.000 s 
52 
52.000s 
1.000 s 
128 
128.000s 
100.0 ms 
1 
0.100s 
Ramp Steps 
Ramp Time 
Trigger None None Bin None 
Trigger Logic OR 
1Trip 
Step back No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
No 
0.000 sDelay Time 
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Comment 
Single Phase (Vc), 50% undervoltage magnitude test 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
22-Nov-2005 09:27:05 
Version: 
Test End: 
2.10 
22-Nov-2005 09:42:08 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
50% voltage 
trip Vc/1 
50% voltage 
trip Vc/2 
50% voltage 
trip Vc/3 
50% voltage 
trip Vc/4 
50% voltage 
trip Vc/5 
State 3 
State 3 
State 3 
State 3 
State 3 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L3-E 
V L3-E 
V L3-E 
V L3-E 
V L3-E 
60.00 V 
60.00 V 
60.00 V 
60.00 V 
60.00 V 
51.60 V 
51.45 V 
51.45 V 
51.60 V 
51.60 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
-8.400 V 
-8.550 V 
-8.550 V 
-8.400 V 
-8.400 V 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
General 
No. of ramp states: 4 
Total steps per test: 216 
Total time per test: 224.100 s 
No. of test executions: 5 
Ramped Quantities
V L2-E / Amplitude

V(2)-2 / Amplitude

Ramp States 
State State 1 State 2 State 3 State 4 
V L1-E 
V L2-E 
V L3-E 
V(2)-1 
V(2)-2 
V(2)-3 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
75.00 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
75.00 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No No 
Sig 1 From 120.0 V 
120.0 V 
0.000 V 
0.000 V/s 
120.0 V 
75.00 V 
-1.000 V 
-1.000 V/s 
75.00 V 
50.00 V 
-150.0 mV 
-150.0 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
120.0 V 
0.000 V 
0.000 V/s 
120.0 V 
75.00 V 
-1.000 V 
-1.000 V/s 
75.00 V 
50.00 V 
-150.0 mV 
-150.0 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Bin. out 1 0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
Bin. out 2 
Bin. out 3 
Bin. out 4 
dt per Step 10.00 s 
1 
10.000s 
1.000 s 
46 
46.000s 
1.000 s 
168 
168.000s 
100.0 ms 
1 
0.100s 
Ramp Steps 
Ramp Time 
Trigger None None Bin None 
Trigger Logic OR 
1Trip 
Step back No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
No 
0.000 sDelay Time 
177
         
Comment 
Single Phase (Vb), 50% undervoltage magnitude test 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
22-Nov-2005 09:05:41 
Version: 
Test End: 
2.10 
22-Nov-2005 09:23:07 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
50% voltage 
trip Vb/1 
50% voltage 
trip Vb/2 
50% voltage 
trip Vb/3 
50% voltage 
trip Vb/4 
50% voltage 
trip Vb/5 
State 3 
State 3 
State 3 
State 3 
State 3 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L2-E 
V L2-E 
V L2-E 
V L2-E 
V L2-E 
60.00 V 
60.00 V 
60.00 V 
60.00 V 
60.00 V 
52.05 V 
52.65 V 
51.45 V 
54.30 V 
51.45 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
-7.950 V 
-7.350 V 
-8.550 V 
-5.700 V 
-8.550 V 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
General 
No. of ramp states: 4 
Total steps per test: 216 
Total time per test: 201.100 s 
No. of test executions: 5 
Ramped Quantities
V L1-E / Amplitude

V(2)-1 / Amplitude

Ramp States 
State State 1 State 2 State 3 State 4 
V L1-E 
V L2-E 
V L3-E 
V(2)-1 
V(2)-2 
V(2)-3 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
75.00 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
75.00 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No No 
Sig 1 From 120.0 V 
120.0 V 
0.000 V 
0.000 V/s 
120.0 V 
75.00 V 
-1.000 V 
-2.000 V/s 
75.00 V 
50.00 V 
-150.0 mV 
-150.0 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
Sig 2 From 120.0 V 
120.0 V 
0.000 V 
0.000 V/s 
120.0 V 
75.00 V 
-1.000 V 
-2.000 V/s 
75.00 V 
50.00 V 
-150.0 mV 
-150.0 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Sig 2 To 
Sig 2 Delta 
Sig 2 d/dt 
Bin. out 1 0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
Bin. out 2 
Bin. out 3 
Bin. out 4 
dt per Step 10.00 s 
1 
10.000s 
500.0 ms 
46 
23.000s 
1.000 s 
168 
168.000s 
100.0 ms 
1 
0.100s 
Ramp Steps 
Ramp Time 
Trigger None None Bin None 
Trigger Logic OR 
1Trip 
Step back No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
No 
0.000 sDelay Time 
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Comment 
Single Phase (Va), 50% undervoltage magnitude test 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
18-Nov-2005 14:15:46 
Version: 
Test End: 
2.10 
18-Nov-2005 14:29:34 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
50% voltage 
trip Va/1 
50% voltage 
trip Va/2 
50% voltage 
trip Va/3 
50% voltage 
trip Va/4 
50% voltage 
trip Va/5 
State 3 
State 3 
State 3 
State 3 
State 3 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L1-E 
V L1-E 
V L1-E 
V L1-E 
V L1-E 
60.00 V 
60.00 V 
60.00 V 
60.00 V 
60.00 V 
58.35 V 
53.55 V 
53.25 V 
58.65 V 
54.00 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
-1.650 V 
-6.450 V 
-6.750 V 
-1.350 V 
-6.000 V 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
General 
No. of ramp states: 
Total steps per test: 
Total time per test: 
No. of test executions: 
4 
216 
201.100 s 
5 
Ramped Quantities
V L1-E,L2-E,L3-E / Amplitude 
V(2)-1,-2,-3 / Amplitude 
Ramp States 
State State 1 State 2 State 3 State 4 
V L1-E 
V L2-E 
V L3-E 
V(2)-1 
V(2)-2 
V(2)-3 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
75.00 V 
0.00 ° 
60.00 Hz 
75.00 V 
-120.00 ° 
60.00 Hz 
75.00 V 
120.00 ° 
60.00 Hz 
75.00 V 
0.00 ° 
60.00 Hz 
75.00 V 
-120.00 ° 
60.00 Hz 
75.00 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No No 
Sig 1 From 120.0 V 
120.0 V 
0.000 V 
0.000 V/s 
120.0 V 
75.00 V 
-1.000 V 
-2.000 V/s 
75.00 V 
50.00 V 
-150.0 mV 
-150.0 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
120.0 V 
0.000 V 
0.000 V/s 
120.0 V 
75.00 V 
-1.000 V 
-2.000 V/s 
75.00 V 
50.00 V 
-150.0 mV 
-150.0 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Bin. out 1 0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
Bin. out 2 
Bin. out 3 
Bin. out 4 
dt per Step 10.00 s 
1 
10.000s 
500.0 ms 
46 
23.000s 
1.000 s 
168 
168.000s 
100.0 ms 
1 
0.100s 
Ramp Steps 
Ramp Time 
Trigger None None Bin None 
Trigger Logic OR 
1Trip 
Step back No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
No 
0.000 sDelay Time 
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Comment 
Three Phase (3p), 50% undervoltage magnitude test 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
18-Nov-2005 14:02:16 
Version: 
Test End: 
2.10 
18-Nov-2005 14:12:26 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
50% voltage 
trip 3p/1 
50% voltage 
trip 3p/2 
50% voltage 
trip 3p/3 
50% voltage 
trip 3p/4 
50% voltage 
trip 3p/5 
State 3 
State 3 
State 3 
State 3 
State 3 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
60.00 V 
60.00 V 
60.00 V 
60.00 V 
60.00 V 
61.80 V 
61.65 V 
62.85 V 
62.40 V 
61.20 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.800 V 
1.650 V 
2.850 V 
2.400 V 
1.200 V 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
General 
No. of ramp states: 3 
Total steps per test: 1486 
Total time per test: 1501.500 s 
No. of test executions: 5 
Ramped Quantities
V L3-E / Amplitude

V(2)-3 / Amplitude

Ramp States 
State State 1 State 2 State 3 
V L1-E 
V L2-E 
V L3-E 
V(2)-1 
V(2)-2 
V(2)-3 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
109.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
109.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No 
Sig 1 From 120.0 V 
109.0 V 
-500.0 mV 
-333.3 mV/s 
109.0 V 
90.00 V 
-13.00 mV 
-13.00 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
Sig 2 From 120.0 V 
109.0 V 
-500.0 mV 
-333.3 mV/s 
109.0 V 
90.00 V 
-13.00 mV 
-13.00 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Sig 2 To 
Sig 2 Delta 
Sig 2 d/dt 
Bin. out 1 0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
Bin. out 2 
Bin. out 3 
Bin. out 4 
dt per Step 1.500 s 
23 
34.500s 
1.000 s 
1462 
1462.000s 
5.000 s 
1 
5.000s 
Ramp Steps 
Ramp Time 
Trigger None Bin None 
Trigger Logic OR 
1Trip 
Step back No 
0.000 s 
No 
0.000 s 
No 
0.000 sDelay Time 
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Comment 
Single Phase (Vc), 88% undervoltage magnitude test 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
18-Nov-2005 12:25:24 
Version: 
Test End: 
2.10 
18-Nov-2005 13:27:05 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
88% voltage 
trip Vc/1 
88% voltage 
trip Vc/2 
88% voltage 
trip Vc/3 
88% voltage 
trip Vc/4 
88% voltage 
trip Vc/5 
State 2 
State 2 
State 2 
State 2 
State 2 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L3-E 
V L3-E 
V L3-E 
V L3-E 
V L3-E 
105.6 V 
105.6 V 
105.6 V 
105.6 V 
105.6 V 
100.4 V 
98.64 V 
101.1 V 
100.8 V 
98.68 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
-5.245 V 
-6.961 V 
-4.452 V 
-4.842 V 
-6.922 V 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
General 
No. of ramp states: 3 
Total steps per test: 1486 
Total time per test: 1501.500 s 
No. of test executions: 5 
Ramped Quantities
V L2-E / Amplitude

V(2)-2 / Amplitude

Ramp States 
State State 1 State 2 State 3 
V L1-E 
V L2-E 
V L3-E 
V(2)-1 
V(2)-2 
V(2)-3 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
109.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
109.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No 
Sig 1 From 120.0 V 
109.0 V 
-500.0 mV 
-333.3 mV/s 
109.0 V 
90.00 V 
-13.00 mV 
-13.00 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
Sig 2 From 120.0 V 
109.0 V 
-500.0 mV 
-333.3 mV/s 
109.0 V 
90.00 V 
-13.00 mV 
-13.00 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Sig 2 To 
Sig 2 Delta 
Sig 2 d/dt 
Bin. out 1 0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
Bin. out 2 
Bin. out 3 
Bin. out 4 
dt per Step 1.500 s 
23 
34.500s 
1.000 s 
1462 
1462.000s 
5.000 s 
1 
5.000s 
Ramp Steps 
Ramp Time 
Trigger None Bin None 
Trigger Logic OR 
1Trip 
Step back No 
0.000 s 
No 
0.000 s 
No 
0.000 sDelay Time 
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Comment 
Single Phase (Vb), 88% undervoltage magnitude test 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
18-Nov-2005 11:24:07 
Version: 
Test End: 
2.10 
18-Nov-2005 12:17:41 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
88% voltage 
trip Vb/1 
88% voltage 
trip Vb/2 
88% voltage 
trip Vb/3 
88% voltage 
trip Vb/4 
88% voltage 
trip Vb/5 
State 2 
State 2 
State 2 
State 2 
State 2 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L2-E 
V L2-E 
V L2-E 
V L2-E 
V L2-E 
105.6 V 
105.6 V 
105.6 V 
105.6 V 
105.6 V 
101.3 V 
101.3 V 
101.9 V 
99.67 V 
101.7 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
-4.257 V 
-4.270 V 
-3.672 V 
-5.934 V 
-3.919 V 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
General 
No. of ramp states: 3 
Total steps per test: 1561 
Total time per test: 1575.500 s 
No. of test executions: 5 
Ramped Quantities
V L1-E / Amplitude

V(2)-1 / Amplitude

Ramp States 
State State 1 State 2 State 3 
V L1-E 
V L2-E 
V L3-E 
V(2)-1 
V(2)-2 
V(2)-3 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
110.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
110.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No 
Sig 1 From 120.0 V 
110.0 V 
-500.0 mV 
-333.3 mV/s 
110.0 V 
90.00 V 
-13.00 mV 
-13.00 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
110.0 V 
-500.0 mV 
-333.3 mV/s 
110.0 V 
90.00 V 
-13.00 mV 
-13.00 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Bin. out 1 0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
Bin. out 2 
Bin. out 3 
Bin. out 4 
dt per Step 1.500 s 
21 
31.500s 
1.000 s 
1539 
1539.000s 
5.000 s 
1 
5.000s 
Ramp Steps 
Ramp Time 
Trigger None Bin None 
Trigger Logic OR 
1Trip 
Step back No 
0.000 s 
No 
0.000 s 
No 
0.000 sDelay Time 
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Comment 
Single Phase (Va), 88% undervoltage magnitude test 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
18-Nov-2005 09:51:36 
Version: 
Test End: 
2.10 
18-Nov-2005 10:32:44 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
88% voltage 
trip Va/1 
88% voltage 
trip Va/2 
88% voltage 
trip Va/3 
88% voltage 
trip Va/4 
88% voltage 
trip Va/5 
State 2 
State 2 
State 2 
State 2 
State 2 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L1-E 
V L1-E 
V L1-E 
V L1-E 
V L1-E 
105.6 V 
105.6 V 
105.6 V 
105.6 V 
105.6 V 
103.4 V 
104.2 V 
104.1 V 
104.8 V 
103.9 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
-2.243 V 
-1.398 V 
-1.463 V 
-761.0 mV 
-1.723 V 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
General 
No. of ramp states: 
Total steps per test: 
Total time per test: 
No. of test executions: 
3 
1561 
1575.500 s 
5 
Ramped Quantities
V L1-E,L2-E,L3-E / Amplitude 
V(2)-1,-2,-3 / Amplitude 
Ramp States 
State State 1 State 2 State 3 
V L1-E 
V L2-E 
V L3-E 
V(2)-1 
V(2)-2 
V(2)-3 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
110.0 V 
0.00 ° 
60.00 Hz 
110.0 V 
-120.00 ° 
60.00 Hz 
110.0 V 
120.00 ° 
60.00 Hz 
110.0 V 
0.00 ° 
60.00 Hz 
110.0 V 
-120.00 ° 
60.00 Hz 
110.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No 
Sig 1 From 120.0 V 
110.0 V 
-500.0 mV 
-333.3 mV/s 
110.0 V 
90.00 V 
-13.00 mV 
-13.00 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
110.0 V 
-500.0 mV 
-333.3 mV/s 
110.0 V 
90.00 V 
-13.00 mV 
-13.00 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
Bin. out 1 0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
Bin. out 2 
Bin. out 3 
Bin. out 4 
dt per Step 1.500 s 
21 
31.500s 
1.000 s 
1539 
1539.000s 
5.000 s 
1 
5.000s 
Ramp Steps 
Ramp Time 
Trigger None Bin None 
Trigger Logic OR 
1Trip 
Step back No 
0.000 s 
No 
0.000 s 
No 
0.000 sDelay Time 
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Comment 
Three Phase (3p), 88% undervoltage magnitude test 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
18-Nov-2005 09:13:14 
Version: 
Test End: 
2.10 
18-Nov-2005 09:29:36 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
88% voltage 
trip 3p/1 
88% voltage 
trip 3p/2 
88% voltage 
trip 3p/3 
88% voltage 
trip 3p/4 
88% voltage 
trip 3p/5 
State 2 
State 2 
State 2 
State 2 
State 2 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
105.6 V 
105.6 V 
105.6 V 
105.6 V 
105.6 V 
107.4 V 
108.0 V 
107.5 V 
108.4 V 
108.5 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
-1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.000 V 
1.787 V 
2.411 V 
1.878 V 
2.814 V 
2.892 V 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Settings 
. 
General 
No. of ramp states: 3

Total steps per test: 534

Total time per test: 534.000 s

No. of test executions: 5

Ramped Quantities 
V L3-E / Amplitude 

V(2)-3 / Amplitude 

. 
Ramp States 
State State 1 State 2 State 3 
V L1-E 120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V L2-E 120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V L3-E 120.0 V 
120.00 ° 
60.00 Hz 
131.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I L1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I L2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I L3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
V(2)-1 120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
V(2)-2 120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
V(2)-3 120.0 V 
120.00 ° 
60.00 Hz 
131.0 V 
120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
I(2)-1 0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
0.000 A 
0.00 ° 
60.00 Hz 
I(2)-2 0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
0.000 A 
-120.00 ° 
60.00 Hz 
I(2)-3 0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
0.000 A 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No 
Sig 1 From 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
120.0 V 
131.0 V 
1.000 V 
1.000 V/s 
131.0 V 
144.0 V 
25.00 mV 
25.00 mV/s 
0.000 V 
0.000 V 
0.000 V 
0.000 V/s 
120.0 V 
131.0 V 
1.000 V 
131.0 V 
144.0 V 
25.00 mV 
0.000 V 
0.000 V 
0.000 V 
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3
4
5
1.000 V/s 25.00 mV/s 0.000 V/s 
Bin. out 1 0 0 0 
Bin. out 2 0 0 0 
Bin. out 3 0 0 0 
Bin. out 4 0 0 0 
dt per Step 
Ramp Steps 
Ramp Time 
1.000 s 
12 
12.000s 
1.000 s 
521 
521.000s 
1.000 s 
1 
1.000s 
Trigger None Bin None 
Trigger Logic 
Trip 
OR 
1 
Step back 
Delay Time 
No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
. 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
14-Nov-2005 14:55:45 
Version: 
Test End: 
. 
2.10 
14-Nov-2005 15:05:10 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
110% trip 
(Vc)/ 
110% trip 
(Vc)/ 
110% trip 
(Vc)/ 
110% trip 
(Vc)/ 
110% trip 
(Vc)/ 
State 2 
State 2 
State 2 
State 2 
State 2 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V L3-E 
V L3-E 
V L3-E 
V L3-E 
V L3-E 
132.0 V 
132.0 V 
132.0 V 
132.0 V 
132.0 V 
132.0 V 
131.9 V 
132.3 V 
133.6 V 
137.2 V 
0.000 V 
0.000 V 
0.000 V 
0.000 V 
0.000 V 
12.00 V 
12.00 V 
12.00 V 
12.00 V 
12.00 V 
-25.00 mV 
-100.0 mV 
325.0 mV 
1.600 V 
5.225 V 
x 
x 
+ 
+ 
+ 
Assess:     + .. Passed   x .. Failed   o .. Not assessed 
. 
. 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 
V L3-E 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 60.000 Hz 60.000 Hz 55.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
55.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
55.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
55.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
External trigger 
Delay after Tr. 
Comment 
Three Phase (3p) critical underfrequency time trip tests. 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
23-Nov-2005 14:38:18 
Version: 
Test End: 
2.10 
23-Nov-2005 14:40:07 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
599.4 ms 
601.1 ms 
598.4 ms 
598.2 ms 
601.5 ms 
439.4 ms 
441.1 ms 
438.4 ms 
438.2 ms 
441.5 ms 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
General 
No. of ramp states: 
Total steps per test: 
Total time per test: 
No. of test executions: 
4 
208 
216.100 s 
5 
Ramped Quantities
V L1-E,L2-E,L3-E / Frequency 
V(2)-1,-2,-3 / Frequency 
Ramp States 
State State 1 State 2 State 3 State 4 
V L1-E 
V L2-E 
V L3-E 
V(2)-1 
V(2)-2 
V(2)-3 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
58.00 Hz 
120.0 V 
-120.00 ° 
58.00 Hz 
120.0 V 
120.00 ° 
58.00 Hz 
120.0 V 
0.00 ° 
58.00 Hz 
120.0 V 
-120.00 ° 
58.00 Hz 
120.0 V 
120.00 ° 
58.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No No 
Sig 1 From 60.00 Hz 
60.00 Hz 
0.000 Hz 
0.000 Hz/s 
60.00 Hz 
58.00 Hz 
-500.0 mHz 
-500.0 
mHz/s 
58.00 Hz 
55.00 Hz 
-15.00 mHz 
-15.00 
mHz/s 
60.00 Hz 
60.00 Hz 
0.000 Hz 
0.000 Hz/s 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
60.00 Hz 
60.00 Hz 
0.000 Hz 
0.000 Hz/s 
60.00 Hz 
58.00 Hz 
-500.0 mHz 
-500.0 
mHz/s 
58.00 Hz 
55.00 Hz 
-15.00 mHz 
-15.00 
mHz/s 
60.00 Hz 
60.00 Hz 
0.000 Hz 
0.000 Hz/s 
Bin. out 1 0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
Bin. out 2 
Bin. out 3 
Bin. out 4 
dt per Step 10.00 s 
1 
10.000s 
1.000 s 
5 
5.000s 
1.000 s 
201 
201.000s 
100.0 ms 
1 
0.100s 
Ramp Steps 
Ramp Time 
Trigger None None Bin None 
Trigger Logic OR 
1Trip 
Step back No 
0.000 s 
No 
1.000 s 
No 
0.000 s 
No 
0.000 sDelay Time 
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Comment 
Three phase (3p) underfrequency magnitude test (critical low frequency) 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
23-Nov-2005 14:13:49 
Version: 
Test End: 
2.10 
23-Nov-2005 14:21:09 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
Underfrequen 
cy 
magnitude/1 
Underfrequen 
cy 
magnitude/2 
Underfrequen 
cy 
magnitude/3 
Underfrequen 
cy 
magnitude/4 
Underfrequen 
cy 
magnitude/5 
State 3 
State 3 
State 3 
State 3 
State 3 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
57.00 Hz 
57.00 Hz 
57.00 Hz 
57.00 Hz 
57.00 Hz 
56.98 Hz 
56.98 Hz 
56.98 Hz 
56.98 Hz 
56.98 Hz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
-20.00 
mHz 
-20.00 
mHz 
-20.00 
mHz 
-20.00 
mHz 
-20.00 
mHz 
+ 
+ 
+ 
+ 
+ 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test passed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
State start run 
1 
pre step 
1 
post step 
1 
start run 
2 
pre step 
2 
post step 
2 
start run 
3 
pre step 
3 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 
V L3-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 120.00 ° 
60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 
Trigger Name Time Time Bin Time Time Bin Time Time 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR 
Trip 1 1 
Key Pressed no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
External trigger 
Delay after Tr. 
State post step 
3 
start run 
4 
pre step 
4 
post step 
4 
start run 
5 
pre step 
5 
post step 
5 
V L1-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 0.00 ° 
61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 
V L2-E 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 120.0 V 
-120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° -120.00 ° 
61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 
V L3-E 120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
120.0 V 
120.00 ° 
61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 
V(2)-1 120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
120.0 V 
0.00 ° 
61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 
V(2)-2 120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
120.0 V 
-120.00 ° 
61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 60.000 Hz 60.000 Hz 61.000 Hz 
V(2)-3 120.0 V 
120.00 ° 
61.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
61.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
60.000 Hz 
120.0 V 
120.00 ° 
61.000 Hz 
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Trigger Name Bin Time Time Bin Time Time Bin 
Max. State Time 15.00 s 5.000 s 15.00 s 5.000 s 
Trigger Logic OR OR OR 
Trip 1 1 1 
Key Pressed no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
no 
no 
0.000 s 
no 
no 
0.000 s 
no 
no 
1.000 s 
External trigger 
Delay after Tr. 
Comment 
Three Phase (3p) overfrequency time trip tests. 
Test Module 
Name: 
Test Start: 
OMICRON State Sequencer 
22-Nov-2005 15:04:29 
Version: 
Test End: 
2.10 
22-Nov-2005 15:06:16 
Test Results 
Time Assessment 
Name Ignore before Start Stop Tnom Tdev- Tdev+ Tact Tdev Assess 
trip 1 
trip 2 
trip 3 
trip 4 
trip 5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
post step 
1 
post step 
2 
post step 
3 
post step 
4 
post step 
5 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
Trip 0>1 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
160.0 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
10.00 ms 
294.4 ms 
277.4 ms 
279.6 ms 
280.2 ms 
277.3 ms 
134.4 ms 
117.4 ms 
119.6 ms 
120.2 ms 
117.3 ms 
x 
x 
x 
x 
x 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test failed 
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Test Equipment 
Type Serial Number 
CMC256-6 GF738O 
CMS156 LC420J 
Test Settings 
General 
No. of ramp states: 
Total steps per test: 
Total time per test: 
No. of test executions: 
4 
71 
80.000 s 
5 
Ramped Quantities
V L1-E,L2-E,L3-E / Frequency 
V(2)-1,-2,-3 / Frequency 
Ramp States 
State State 1 State 2 State 3 State 4 
V L1-E 
V L2-E 
V L3-E 
V(2)-1 
V(2)-2 
V(2)-3 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.00 Hz 
120.0 V 
-120.00 ° 
60.00 Hz 
120.0 V 
120.00 ° 
60.00 Hz 
120.0 V 
0.00 ° 
60.30 Hz 
120.0 V 
-120.00 ° 
60.30 Hz 
120.0 V 
120.00 ° 
60.30 Hz 
120.0 V 
0.00 ° 
60.30 Hz 
120.0 V 
-120.00 ° 
60.30 Hz 
120.0 V 
120.00 ° 
60.30 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
0.000 V 
0.00 ° 
60.00 Hz 
0.000 V 
-120.00 ° 
60.00 Hz 
0.000 V 
120.00 ° 
60.00 Hz 
Force abs. Phases Yes No No No 
Sig 1 From 60.00 Hz 
60.00 Hz 
0.000 Hz 
0.000 Hz/s 
60.00 Hz 
60.30 Hz 
15.00 mHz 
15.00 mHz/s 
60.30 Hz 
61.00 Hz 
15.00 mHz 
15.00 mHz/s 
60.00 Hz 
60.00 Hz 
0.000 Hz 
0.000 Hz/s 
Sig 1 To 
Sig 1 Delta 
Sig 1 d/dt 
60.00 Hz 
60.00 Hz 
0.000 Hz 
0.000 Hz/s 
60.00 Hz 
60.30 Hz 
15.00 mHz 
15.00 mHz/s 
60.30 Hz 
61.00 Hz 
15.00 mHz 
15.00 mHz/s 
60.00 Hz 
60.00 Hz 
0.000 Hz 
0.000 Hz/s 
Bin. out 1 0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
Bin. out 2 
Bin. out 3 
Bin. out 4 
dt per Step 10.00 s 
1 
10.000s 
1.000 s 
21  
21.000s 
1.000 s 
48  
48.000s 
1.000 s 
1 
1.000s 
Ramp Steps 
Ramp Time 
Trigger None None Bin None 
Trigger Logic OR 
1Trip 
Step back No 
0.000 s 
No 
0.000 s 
No 
0.000 s 
No 
0.000 sDelay Time 
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Comment 
Three phase (3p) overfrequency magnitude test 
Test Module 
Name: 
Test Start: 
OMICRON Ramping 
22-Nov-2005 13:40:38 
Version: 
Test End: 
2.10 
22-Nov-2005 13:44:43 
Test Results 
Measurement Results 
Name/ Exec. Ramp Condition Sig Nom. Act. Tol.- Tol.+ Dev. Assess 
Overfrequenc 
y magnitude/1 
Overfrequenc 
y magnitude/2 
Overfrequenc 
y magnitude/3 
Overfrequenc 
y magnitude/4 
Overfrequenc 
y magnitude/5 
State 3 
State 3 
State 3 
State 3 
State 3 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
Trip 0->1 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
V 
L1-E,L2­
E,L3-E 
60.50 Hz 
60.50 Hz 
60.50 Hz 
60.50 Hz 
60.50 Hz 
60.50 Hz 
60.50 Hz 
60.50 Hz 
60.48 Hz 
60.51 Hz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
100.0 mHz 
-5.000 
mHz 
-5.000 
mHz 
-5.000 
mHz 
-20.00 
mHz 
10.00 mHz 
+ 
+ 
+ 
+ 
+ 
Assess: + .. Passed x .. Failed o .. Not assessed 
Test State: 
Test passed 
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derSW TEST 
Synchronizing window: 
Test Module 
Name: 
Test Start: 
OMICRON Synchronizer 
06-Dec-2005 14:19:50 
Version: 
Test End: 
2.10 
06-Dec-2005 16:44:11 
Function Test (Deltas) 
Test point On CB close command On CB Close Nom. 
Resp.∆V ∆f ∆Phi ∆V ∆f ∆Phi t∆Phi=0 ∆V ∆f ∆Phi t∆Phi=0 
14.372 V 
14.197 V 
10.626 V 
10.713 V 
8.449 V 
8.536 V 
6.097 V 
6.271 V 
2.352 V 
2.265 V 
-1.481 V 
-1.742 V 
-4.268 V 
-4.181 V 
-7.491 V 
-7.752 V 
-9.842 V 
-10.104 V 
-11.149 V 
-11.584 V 
-13.501 V 
-13.239 V 
-10.975 V 
-10.713 V 
-13.501 V 
-13.501 V 
-10.800 V 
-10.365 V 
-13.326 V 
-13.414 V 
-10.452 V 
-13.239 V 
-10.452 V 
-0.089 Hz 
-0.116 Hz 
-0.091 Hz 
-0.114 Hz 
-0.087 Hz 
-0.112 Hz 
-0.089 Hz 
-0.115 Hz 
-0.090 Hz 
-0.114 Hz 
-0.089 Hz 
-0.115 Hz 
-0.088 Hz 
-0.115 Hz 
-0.089 Hz 
-0.114 Hz 
-0.089 Hz 
-0.115 Hz 
-0.091 Hz 
-0.110 Hz 
-0.092 Hz 
-0.069 Hz 
-0.071 Hz 
-0.047 Hz 
-0.046 Hz 
-0.023 Hz 
-0.025 Hz 
0.021 Hz 
0.022 Hz 
0.054 Hz 
0.053 Hz 
0.090 Hz 
0.084 Hz 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
(n/a) (n/a) (n/a) (n/a) 
(n/a) (n/a) (n/a) (n/a) 
(n/a) (n/a) (n/a) (n/a) 
(n/a) (n/a) (n/a) (n/a) 
8.446 V -0.087 Hz 3.184 ° 0.102 s 
(n/a) (n/a) (n/a) (n/a) 
6.112 V -0.089 Hz 3.362 ° 0.105 s 
(n/a) (n/a) (n/a) (n/a) 
2.365 V -0.090 Hz 3.161 ° 0.097 s 
(n/a) (n/a) (n/a) (n/a) 
-1.489 V -0.089 Hz 3.065 ° 0.096 s 
(n/a) (n/a) (n/a) (n/a) 
-4.247 V -0.088 Hz 2.524 ° 0.080 s 
(n/a) (n/a) (n/a) (n/a) 
-7.499 V -0.089 Hz 2.307 ° 0.072 s 
(n/a) (n/a) (n/a) (n/a) 
-9.833 V -0.089 Hz 3.375 ° 0.105 s 
(n/a) (n/a) (n/a) (n/a) 
-11.141 V -0.091 Hz 2.731 ° 0.084 s 
(n/a) (n/a) (n/a) (n/a) 
(n/a) (n/a) (n/a) (n/a) 
(n/a) (n/a) (n/a) (n/a) 
-10.964 V -0.071 Hz 3.367 ° 0.132 s 
-10.717 V -0.047 Hz 3.722 ° 0.220 s 
(n/a) (n/a) (n/a) (n/a) 
(n/a) (n/a) (n/a) (n/a) 
-10.787 V -0.025 Hz 3.357 ° 0.367 s 
-10.363 V 0.021 Hz 4.085 ° 0.545 s 
(n/a) (n/a) (n/a) (n/a) 
(n/a) (n/a) (n/a) (n/a) 
-10.434 V 0.053 Hz 3.751 ° 0.196 s 
(n/a) (n/a) (n/a) (n/a) 
-10.434 V 0.084 Hz 4.096 ° 0.136 s 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
8.446 V 
(n/a) 
6.112 V 
(n/a) 
2.365 V 
(n/a) 
-1.489 V 
(n/a) 
-4.247 V 
(n/a) 
-7.499 V 
(n/a) 
-9.833 V 
(n/a) 
-11.141 V 
(n/a) 
(n/a) 
(n/a) 
-10.964 V 
-10.717 V 
(n/a) 
(n/a) 
-10.787 V 
-10.363 V 
(n/a) 
(n/a) 
-10.434 V 
(n/a) 
-10.434 V 
(n/a) (n/a) 
(n/a) (n/a) 
(n/a) (n/a) 
(n/a) (n/a) 
-0.087 Hz 0.678 ° 
(n/a) (n/a) 
-0.089 Hz 0.790 ° 
(n/a) (n/a) 
-0.090 Hz 0.566 ° 
(n/a) (n/a) 
-0.089 Hz 0.516 ° 
(n/a) (n/a) 
-0.088 Hz -0.005 ° 
(n/a) (n/a) 
-0.089 Hz -0.242 ° 
(n/a) (n/a) 
-0.089 Hz 0.803 ° 
(n/a) (n/a) 
-0.091 Hz 0.116 ° 
(n/a) (n/a) 
(n/a) (n/a) 
(n/a) (n/a) 
-0.071 Hz 1.328 ° 
-0.047 Hz 2.369 ° 
(n/a) (n/a) 
(n/a) (n/a) 
-0.025 Hz 2.626 ° 
0.021 Hz 4.684 ° 
(n/a) (n/a) 
(n/a) (n/a) 
0.053 Hz 5.281 ° 
(n/a) (n/a) 
0.084 Hz 6.513 ° 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
0.022 s 
(n/a) 
0.025 s 
(n/a) 
0.017 s 
(n/a) 
0.016 s 
(n/a) 
0.000 s 
(n/a) 
0.008 s 
(n/a) 
0.025 s 
(n/a) 
0.004 s 
(n/a) 
(n/a) 
(n/a) 
0.052 s 
0.140 s 
(n/a) 
(n/a) 
0.287 s 
0.625 s 
(n/a) 
(n/a) 
0.276 s 
(n/a) 
0.216 s 
No 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
No 
Synchr 
No 
Synchr 
Synchr 
Synchr 
No 
Synchr 
No 
Synchr 
Synchr 
Synchr 
No 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
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-11.062 V 
-8.449 V 
-8.710 V 
-6.445 V 
-6.184 V 
-4.181 V 
-3.223 V 
-1.655 V 
-0.871 V 
2.439 V 
2.874 V 
6.445 V 
6.271 V 
9.058 V 
9.755 V 
13.762 V 
11.062 V 
13.588 V 
10.888 V 
13.501 V 
11.236 V 
11.149 V 
13.588 V 
10.888 V 
13.762 V 
13.849 V 
11.236 V 
11.149 V 
13.936 V 
13.501 V 
10.713 V 
7.578 V 
7.926 V 
-3.832 V 
-4.181 V 
0.115 Hz 
0.092 Hz 
0.109 Hz 
0.090 Hz 
0.111 Hz 
0.086 Hz 
0.112 Hz 
0.092 Hz 
0.111 Hz 
0.088 Hz 
0.109 Hz 
0.109 Hz 
0.088 Hz 
0.085 Hz 
0.112 Hz 
0.087 Hz 
0.091 Hz 
0.058 Hz 
0.055 Hz 
0.034 Hz 
0.034 Hz 
0.018 Hz 
0.009 Hz 
-0.005 Hz 
-0.008 Hz 
-0.028 Hz 
-0.027 Hz 
-0.042 Hz 
-0.048 Hz 
-0.067 Hz 
-0.065 Hz 
-0.027 Hz 
0.022 Hz 
-0.035 Hz 
0.039 Hz 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
(n/a) 
-8.454 V 
(n/a) 
-6.439 V 
(n/a) 
-4.176 V 
(n/a) 
-1.666 V 
(n/a) 
2.436 V 
(n/a) 
(n/a) 
6.289 V 
9.082 V 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
7.597 V 
7.951 V 
-3.822 V 
-4.176 V 
(n/a) 
0.092 Hz 
(n/a) 
0.090 Hz 
(n/a) 
0.086 Hz 
(n/a) 
0.092 Hz 
(n/a) 
0.088 Hz 
(n/a) 
(n/a) 
0.088 Hz 
0.085 Hz 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
-0.027 Hz 
0.022 Hz 
-0.035 Hz 
0.039 Hz 
(n/a) 
4.075 ° 
(n/a) 
4.335 ° 
(n/a) 
4.549 ° 
(n/a) 
4.098 ° 
(n/a) 
4.511 ° 
(n/a) 
(n/a) 
3.740 ° 
10.894 ° 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
2.995 ° 
3.130 ° 
3.699 ° 
3.645 ° 
(n/a) 
0.124 s 
(n/a) 
0.134 s 
(n/a) 
0.147 s 
(n/a) 
0.124 s 
(n/a) 
0.143 s 
(n/a) 
(n/a) 
0.118 s 
0.354 s 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
0.309 s 
0.403 s 
0.290 s 
0.258 s 
(n/a) 
-8.454 V 
(n/a) 
-6.439 V 
(n/a) 
-4.176 V 
(n/a) 
-1.666 V 
(n/a) 
2.436 V 
(n/a) 
(n/a) 
6.289 V 
9.082 V 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
7.597 V 
7.951 V 
-3.822 V 
-4.176 V 
(n/a) 
0.092 Hz 
(n/a) 
0.090 Hz 
(n/a) 
0.086 Hz 
(n/a) 
0.092 Hz 
(n/a) 
0.088 Hz 
(n/a) 
(n/a) 
0.088 Hz 
0.085 Hz 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
-0.027 Hz 
0.022 Hz 
-0.035 Hz 
0.039 Hz 
(n/a) 
6.713 ° 
(n/a) 
6.930 ° 
(n/a) 
7.031 ° 
(n/a) 
6.736 ° 
(n/a) 
7.040 ° 
(n/a) 
(n/a) 
6.268 ° 
13.353 ° 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
2.220 ° 
3.752 ° 
2.679 ° 
4.777 ° 
(n/a) 
0.204 s 
(n/a) 
0.214 s 
(n/a) 
0.227 s 
(n/a) 
0.204 s 
(n/a) 
0.223 s 
(n/a) 
(n/a) 
0.198 s 
0.434 s 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
0.229 s 
0.483 s 
0.210 s 
0.338 s 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
No 
Synchr 
Synchr 
Synchr 
No 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
Synchr 
Synchr 
No 
Synchr 
Synchr 
No 
Synchr 
No 
Synchr 
Synchr 
Synchr 
No 
Synchr 
No 
Synchr 
Synchr 
Synchr 
Synchr 
Synchr 
Synchr 
Function Test (Abs. Value) 
Test point On CB close command On CB Close Nom. 
Resp. 
Act. 
Resp. Resul V f Phi V f Phi V f Phi 
134.372 V 59.911 Hz 0.000 ° (n/a) (n/a) (n/a) (n/a) (n/a) (n/a) No 
Synchro 
No 
Synchro 
Passe 
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134.197 V 
130.626 V 
130.713 V 
128.449 V 
128.536 V 
126.097 V 
126.271 V 
122.352 V 
122.265 V 
118.519 V 
118.258 V 
115.732 V 
115.819 V 
112.509 V 
112.248 V 
110.158 V 
109.896 V 
108.851 V 
108.416 V 
106.499 V 
106.761 V 
109.025 V 
109.287 V 
106.499 V 
106.499 V 
109.199 V 
109.635 V 
106.674 V 
106.586 V 
109.548 V 
106.761 V 
109.548 V 
108.938 V 
111.551 V 
111.290 V 
113.554 V 
113.816 V 
115.819 V 
116.777 V 
118.345 V 
59.884 Hz 
59.909 Hz 
59.886 Hz 
59.913 Hz 
59.888 Hz 
59.911 Hz 
59.885 Hz 
59.910 Hz 
59.886 Hz 
59.911 Hz 
59.885 Hz 
59.912 Hz 
59.885 Hz 
59.911 Hz 
59.886 Hz 
59.911 Hz 
59.885 Hz 
59.909 Hz 
59.890 Hz 
59.908 Hz 
59.931 Hz 
59.929 Hz 
59.953 Hz 
59.954 Hz 
59.977 Hz 
59.975 Hz 
60.021 Hz 
60.022 Hz 
60.054 Hz 
60.053 Hz 
60.090 Hz 
60.084 Hz 
60.115 Hz 
60.092 Hz 
60.109 Hz 
60.090 Hz 
60.111 Hz 
60.086 Hz 
60.112 Hz 
60.092 Hz 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
(n/a) 
(n/a) 
(n/a) 
128.446 V 
(n/a) 
126.113 V 
(n/a) 
122.365 V 
(n/a) 
118.511 V 
(n/a) 
115.753 V 
(n/a) 
112.501 V 
(n/a) 
110.167 V 
(n/a) 
108.859 V 
(n/a) 
(n/a) 
(n/a) 
109.036 V 
109.283 V 
(n/a) 
(n/a) 
109.213 V 
109.637 V 
(n/a) 
(n/a) 
109.566 V 
(n/a) 
109.566 V 
(n/a) 
111.546 V 
(n/a) 
113.561 V 
(n/a) 
115.824 V 
(n/a) 
118.334 V 
(n/a) 
(n/a) 
(n/a) 
59.913 Hz 
(n/a) 
59.911 Hz 
(n/a) 
59.910 Hz 
(n/a) 
59.911 Hz 
(n/a) 
59.912 Hz 
(n/a) 
59.911 Hz 
(n/a) 
59.911 Hz 
(n/a) 
59.909 Hz 
(n/a) 
(n/a) 
(n/a) 
59.929 Hz 
59.953 Hz 
(n/a) 
(n/a) 
59.975 Hz 
60.021 Hz 
(n/a) 
(n/a) 
60.053 Hz 
(n/a) 
60.084 Hz 
(n/a) 
60.092 Hz 
(n/a) 
60.090 Hz 
(n/a) 
60.086 Hz 
(n/a) 
60.092 Hz 
(n/a) 
(n/a) 
(n/a) 
-108.401 
° 
(n/a) 
168.630 ° 
(n/a) 
152.310 ° 
(n/a) 
168.901 ° 
(n/a) 
33.271 ° 
(n/a) 
155.068 ° 
(n/a) 
-23.805 ° 
(n/a) 
29.293 ° 
(n/a) 
(n/a) 
(n/a) 
-116.865 
° 
3.975 ° 
(n/a) 
(n/a) 
60.704 ° 
108.972 ° 
(n/a) 
(n/a) 
-117.428 
° 
(n/a) 
105.866 ° 
(n/a) 
-138.744 
° 
(n/a) 
84.216 ° 
(n/a) 
-48.614 ° 
(n/a) 
77.963 ° 
(n/a) 
(n/a) 
(n/a) 
128.446 V 
(n/a) 
126.113 V 
(n/a) 
122.365 V 
(n/a) 
118.511 V 
(n/a) 
115.753 V 
(n/a) 
112.501 V 
(n/a) 
110.167 V 
(n/a) 
108.859 V 
(n/a) 
(n/a) 
(n/a) 
109.036 V 
109.283 V 
(n/a) 
(n/a) 
109.213 V 
109.637 V 
(n/a) 
(n/a) 
109.566 V 
(n/a) 
109.566 V 
(n/a) 
111.546 V 
(n/a) 
113.561 V 
(n/a) 
115.824 V 
(n/a) 
118.334 V 
(n/a) 
(n/a) 
(n/a) 
59.913 Hz 
(n/a) 
59.911 Hz 
(n/a) 
59.910 Hz 
(n/a) 
59.911 Hz 
(n/a) 
59.912 Hz 
(n/a) 
59.911 Hz 
(n/a) 
59.911 Hz 
(n/a) 
59.909 Hz 
(n/a) 
(n/a) 
(n/a) 
59.929 Hz 
59.953 Hz 
(n/a) 
(n/a) 
59.975 Hz 
60.021 Hz 
(n/a) 
(n/a) 
60.053 Hz 
(n/a) 
60.084 Hz 
(n/a) 
60.092 Hz 
(n/a) 
60.090 Hz 
(n/a) 
60.086 Hz 
(n/a) 
60.092 Hz 
(n/a) 
(n/a) 
(n/a) 
177.093 ° 
(n/a) 
94.058 ° 
(n/a) 
77.715 ° 
(n/a) 
94.352 ° 
(n/a) 
-41.258 ° 
(n/a) 
80.519 ° 
(n/a) 
-98.377 ° 
(n/a) 
-45.322 ° 
(n/a) 
(n/a) 
(n/a) 
169.096 ° 
-69.378 ° 
(n/a) 
(n/a) 
-12.028 ° 
37.571 ° 
(n/a) 
(n/a) 
172.101 ° 
(n/a) 
36.282 ° 
(n/a) 
151.894 ° 
(n/a) 
14.811 ° 
(n/a) 
-118.132 
° 
(n/a) 
8.601 ° 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
Passe 
failed 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
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119.129 V 
122.439 V 
122.874 V 
126.445 V 
126.271 V 
129.058 V 
129.755 V 
133.762 V 
131.062 V 
133.588 V 
130.888 V 
133.501 V 
131.236 V 
131.149 V 
133.588 V 
130.888 V 
133.762 V 
133.849 V 
131.236 V 
131.149 V 
133.936 V 
133.501 V 
130.713 V 
127.578 V 
127.926 V 
116.168 V 
115.819 V 
60.111 Hz 
60.088 Hz 
60.109 Hz 
60.109 Hz 
60.088 Hz 
60.085 Hz 
60.112 Hz 
60.087 Hz 
60.091 Hz 
60.058 Hz 
60.055 Hz 
60.034 Hz 
60.034 Hz 
60.018 Hz 
60.009 Hz 
59.995 Hz 
59.992 Hz 
59.972 Hz 
59.973 Hz 
59.958 Hz 
59.952 Hz 
59.933 Hz 
59.935 Hz 
59.973 Hz 
60.022 Hz 
59.965 Hz 
60.039 Hz 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
0.000 ° 
(n/a) 
122.436 V 
(n/a) 
(n/a) 
126.289 V 
129.082 V 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
127.597 V 
127.951 V 
116.178 V 
115.824 V 
(n/a) 
60.088 Hz 
(n/a) 
(n/a) 
60.088 Hz 
60.085 Hz 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
59.973 Hz 
60.022 Hz 
59.965 Hz 
60.039 Hz 
(n/a) 
-59.558 ° 
(n/a) 
(n/a) 
48.528 ° 
-10.794 ° 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
-175.741 
° 
163.194 ° 
-149.888 
° 
116.694 ° 
(n/a) 
122.436 V 
(n/a) 
(n/a) 
126.289 V 
129.082 V 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
127.597 V 
127.951 V 
116.178 V 
115.824 V 
(n/a) 
60.088 Hz 
(n/a) 
(n/a) 
60.088 Hz 
60.085 Hz 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
59.973 Hz 
60.022 Hz 
59.965 Hz 
60.039 Hz 
(n/a) 
-129.029 
° 
(n/a) 
(n/a) 
-20.943 ° 
-80.334 ° 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
(n/a) 
111.484 ° 
91.816 ° 
137.092 ° 
45.826 ° 
No 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
Synchro 
Synchro 
Synchro 
Synchro 
No 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
No 
Synchro 
Synchro 
Synchro 
Synchro 
Synchro 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
Passe 
failed 
Passe 
failed 
Passe 
failed 
failed 
Passe 
failed 
Passe 
Passe 
failed 
failed 
Passe 
Passe 
failed 
Passe 
Passe 
Passe 
Passe 
204
dV/V 
-25 
-20 
-15 
-10 
-5 
0 
5 
10 
15 
20 
-200 -150 -100 -50 0 50 100 150 df/mHz 
Test State: 
Test failed 
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